

Hardware Software Platforms

Lecteur de fréquences



Bourgeois J.

Grugeon L.

Cahier de charges et Méthodologie

- Fréquence reçue f comprise entre 50 Hz et 50 kHz
- Registre d'écriture de 8 bits
- **Division** de la gamme ($\Delta F = 49 950 \text{ Hz}$) en 256 plages uniformément réparties
- Codage de f par la fréquence f_k associée à la plage dans laquelle f se situe
- **Ecriture** de la valeur f_k dans le registre

- **Affichage** via un terminal du numéro de plage k (0 , ... , 255) et de f_k (50 , 245 , ... , 50 000)

<u>Hardware</u>

```
process(clk, reset_in, enable_in, gpio_in)
⊟entity FreqIn is
    port
                                                                     variable count : natural := 0;
           c1k
                           : in std_logic:
          reset_in : in std_logic;
enable_in : in std_logic;
regO_value_out : out std_logic_vector(7 downto 0);
                                                                     constant f_clk : natural := 500000000;
                                                                  begin
           gpio_in
                          : in std_logid
    );
                                                                     if reset_in = '0' then
 end entity FreqIn;
                                                                         count := 0;
                                                                         state <= s0;
                                                                     elsif rising_edge(clk) then
□architecture RTL of FreqIn is
                                                                         case state is
              state_type is (s0,s1,s2,s3);
    type
    signal
             state : state_type;
                                                                            when s0 =>
                                                                                count := 0;
                                                                               if enable_in = '1' then
if gpio_in = '1' then
                                                                                      state <= s1:
                                                                                   end if:
                                                                                end if:
                                                                            when s1 =>
                                                                                count := count + 1;
                                                                                if gpio_in = '0' then
                                                                                   state <= s2:
                                                                                end if:
                                                                            when s2 =>
   k = FLOOR [(f - 50) / 195]
                                                                               count := count + 1;
if gpio_in = '1' then
                                                                                   reg0_value_out <= std_logic_vector(to_unsigned(((f_clk/count)-50)/195,8)
                                                                                   count := 0:
                                                                                   if enable_in = '1' then
                                                                                      state <= s1:
                                                                                   else
                                                                                      state <= s0;
                                                                                   end if:
                                                                                end if:
                                                                            when others =>
                                                                                count := 0;
                                                                                state <= s0;
                                                                                --test
                                                                         end case;
                                                                     end if:
```

Hardware: Test Bench

```
begin
   il: FreqIn
  port map (
     clk
                    =>clk.
                  =>reset_in,
     reset_in
                =>senable_in,
     enable_in
     reg0_value_out => sreg0_value_out,
                   =>sgpio_in
     gpio_in
   reset_in_P: process
     reset_in <= '0';
      wait for PERIOD :
     reset_in <= '1':
     wait:
   end process:
   clk_P: process
   begin
      clk <= '0':
      wait for PERIOD/2:
      clk <= '1';
     wait for PERIOD/2;
   end process;
```

```
stimulus: process
begin
   sgpio_in <= '0';
   if reset_in = '0' then
      wait until reset_in = '1':
   end if:
   for i in 0 to 2 loop
      senable_in <= '1';
      sgpio_in <= '1';
      wait for 1 ms;
      senable_in <= '0':
      sgpio_in <= '0';
      wait for 20 ms - 1 ms;
   end loop:
   for i in 0 to 2 loop
      senable_in <= '1';
      sgpio_in <= '1';
      wait for 1 ms;
      senable_in <= '0';
      sgpio_in <= '0';
      wait for 3.33 ms - 1 ms: |
   end loop;
```

Hardware : Vue RTL




Succession de: 0 et 1


Fréquence: 50 Hz 300 Hz

Numéro de plage : k(50) = 0 k(300) = 1

Hardware: PINs & Blocs



Hardware: FPGA




Software


```
if( virtual_base == MAP_FAILED ) {
   printf( "ERROR: mmap() failed...\n" );
   close( fd );
   return( 1 );
printf("\n\n\n-----x \n\n" );
iter = atoi(argv[1]);
printf("\n\n\n-----3-----%d \n\n", iter );
h2p_lw_reg3_addr=virtual_base + ( ( unsigned long )( ALT_LWFPGASLVS_OFST + PIO_REG3_IN_BASE ) & ( unsigned long )( HW_REGS_MASK ) );
printf("\n\n\n------\n\n" );
for(;x<iter; x++){
   //printf("\n\n\n-----4-----\n\n" );
   k_1 = *((uint32_t *)h2p_lw_reg3_addr)*195+50;
printf( "Numero de la plagr : L%d\n", *((uint32_t *)h2p_lw_reg3_addr));
   printf( "Frequence : %d\n", k 1);
   sleep(1);
printf("\n\n\n------\n\n" );
if( munmap( virtual_base, HW REGS_SPAN ) != 0 ) {
   printf( "ERROR: munmap() failed...\n" );
   close( fd );
   return( 1 );
close( fd );
return(0);
```

 $f_k = (k.195) + 50$

PuTTY: Connexion et Adresse



SoC: Téléchargement de l'exécutable




Signal d'entrée










Carte FPGA



Résultats

```
Numero de la plage
                   : 35
Frequence: 6875
Numero de la plage : 35
Frequence: 6875
Numero de la plage : 35
Frequence: 6875
Numero de la plage : 35
Frequence: 6875
Numero de la plage : 35
 Frequence: 6875
 root@socfpga:~#
```

```
k = FLOOR [(7000 - 50) / 195]
= 35
```

$$f_k = (35.195) + 50$$

= 6875 Hz