SOC Design Laboratory

Lab4-1 Execute Code in User Memory

311651055_林柏宇 交大電物碩二

Github: https://github.com/leolin0501/soclab.github.io/tree/main/Lab4

HackMD: https://hackmd.io/gzN6anM4SDKoXhKOAAJzDA

一、電路設計:

1. FIR 演算法:

第一步:為了使 combination 時,要累加的 outputsignal[],因為讀到沒有初始化記憶體空間的未知值而出錯,先設置一個迴圈將 outputsignal[]所有值歸零。

第二步:設置一個雙迴圈,執行 convolution 運算。

 $(inputSignal*taps)[n] = \sum_{k=-\infty}^{\infty} inputSignal[k] \cdot taps[n-k]$

2. BRAM: 為滿足 32KB, N 設置 10。


二、波型呈現:

```
ubuntu@ubuntu2004:~/course-lab_4/test/testbench/counter_la_fir$ source run_clean ubuntu@ubuntu2004:~/course-lab_4/test/testbench/counter_la_fir$ source run_sim Reading counter_la_fir.hex counter_la_fir.hex loaded into memory Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13 VCD info: dumpfile counter_la_fir.vcd opened for output.


LA Test 1 started

LA Test 2 passed ubuntu@ubuntu2004:~/course-lab_4/test/testbench/counter_la_fir$ ■
```

跑模擬的結果, 通過。



波型呈現,確定有讀取到 AB40(十進制:43840)



Counter 數到 12 的同時, wbs_ack_o 會升起,接收 BRAM 讀出的值。

\equiv Synthesis Report:

Utilization:

Site Type	Used	Fixed	Prohibited	Available	Util9
Slice LUTs*	1 37	l 0	i 0	53200	0.0
LUT as Logic	37	0	1 0	I 53200	0.0
LUT as Memory	0	0	l 0	l 17400	0.00
Slice Registers	4	l 0	1 0	106400	<0.0
Register as Flip Flop	4	l 0	1 0	106400	<0.0
Register as Latch	0	l 0	l 0	106400	0.00
F7 Muxes	0	l 0	1 0	l 26600	0.0
F8 Muxes	0	0	0	13300	0.00

Timing report: (Frequency:100MHZ):

Slack: Source:	inf cnt_reg[1]/C								
Destination:	<pre>(rising edge-triggered cell FDCE) tion: wbs_dat_o[0]</pre>								
Path Group: Path Type: Data Path Delay: Logic Levels:	(none)	(mone) Max at Slow Process Corner 5.088ns (logic 3.407ns (66.968%) route 1.681ns (33.032%)) 3 (FDCE=1 LUTS=1 OFUF=1)							
Location	Delay type	Incr(ns)	Path(ns)	Netlist Resource(s)					
	FDCE FDCE (Prop_fdce_C_Q) net (fo=37, unplaced)	0.000 0.478 0.881	0.000 r 0.478 f 1.359	cnt_reg[1]/C cnt_reg[1]/Q user bram/0[1]					
	net (fo=1, unplaced)	0.800	2.454 r	wbs_dat_o_OBUF[0] wbs_dat_o_OBUF[0] inst/I					
	OBUF (Prop_obuf_I_O) net (fo=0)	2.634 0.000	5.088 r 5.088 r	user bram/wbs_dat_o_OBUF[0]_inst_i_1/10 user bram/wbs_dat_o_OBUF[0]_inst_i_1/0 wbs_dat_o_OBUF[0]_inst/1 wbs_dat_o_OBUF[0]_inst/0 wbs_dat_o_OBUF[0]_inst/0 wbs_dat_o_OBUF[0]_inst/0 wbs_dat_o[0] (OUT)					
Slack: Source: Destination: Path Group: Path Type: Data Path Delay: Logic Levels:	inf cnt_reg[1]/C (rising edge-trigger wbs_dat_0[10] (output port) (none) Max at Slow Process Co 5.088ns (logic 3.407n 3 (FDCE=1 LUTS=1 OBUP-	ed cell FDCE	E) _						
Location	Delay type								
	FDCE FDCE (Prop_fdce_C_Q) net (fo=37, unplaced)	0.000 0.478 0.881	0.000 r 0.478 f 1.359	<pre>cnt_reg[1]/C cnt_reg[1]/Q user_bram/Q[1] user_bram/wbs_dat_o_OBUF[10]_inst_i_1/10</pre>					
	net (fo=1, unplaced)		1.654 r 2.454	user_bram/wbs_dat_o_OBUF[10]_inst_i_1/0					
	OBUF (Prop_obuf_I_O) net (fo=0)	2.634 0.000	5.088 r 5.088	wbs_dat_o_OBUF[10]_inst/O					

```
inf
cnt_reg[1]/C
(rising edge-triggered cell FDCE)
wbs_dat_o[11]
(output port)
(none)
Max at Slow Process Corner
5.088ns (logic 3.407ns (66.968%) route 1.681ns (33.032%))
3 (FDCE=1 LUT5=1 OBUF=1)
Slack:
Source:
    Destination:
    Path Group:
Path Type:
Data Path Delay:
Logic Levels:
                                                                                               Location
                                                 Slack:
Source:
                                                   inf
cnt_reg[1]/C
(rising edge-triggered cell FDCE)
wbs_dat_o[12]
(output port)
(none)
Max at Slow Process Corner
5.088ns (logic 3.407ns (66.968%) route 1.681ns (33.032%))
3 (FDCE=1 LUT5=1 OBUF=1)
    Destination:
    Path Group:
Path Type:
Data Path Delay:
Logic Levels:
      Location
                                                                                                     Incr(ns) Path(ns)
                                                                                                                                                  Netlist Resource(s)
                                                                                                                               0.000 r cnt_reg[1]/C
0.478 f cnt_reg[1]/Q
1.359 user_bram/vbs_dat_o_OBUF[12]_inst_i_1/10
1.654 r user_bram/wbs_dat_o_OBUF[12]_inst_i_1/10
ubs_dat_o_OBUF[12]_inst/I
5.088 r wbs_dat_o_OBUF[12]_inst/I
5.088 r wbs_dat_o_OBUF[12]_inst/I
5.088 r wbs_dat_o_OBUF[12]_inst/I
5.088 r wbs_dat_o_OBUF[12]_inst/I
                                                  FDCE
FDCE (Prop_fdce_C_Q)
net (fo=37, unplaced)
                                                                                                           0.000
0.478
0.881
                                                  LUT5 (Prop_lut5_I0_0)
net (fo=1, unplaced)
                                                  OBUF (Prop_obuf_I_O)
net (fo=0)
                                                   inf
cnt_reg[1]/C
(rising edge-triggered cell FDCE)
wbs_dat_o[13]
(output port)
(none)
Max at Slow Process Corner
5.088ns (logic 3.407ns (66.968%) route 1.681ns (33.032%))
3 (FDCE=1 LUT5=1 OBUF=1)
    Destination:
                                              Path Group:
Path Type:
Data Path Delay:
Logic Levels:
     Location
                                                   inf
cnt_reg[1]/C
(rising edge-triggered cell FDCE)
wbs_dat_0[14]
(output port)
(none)
Max at Slow Process Corner
5.088ns (logic 3.407ns (66.968%) route 1.681ns (33.032%))
3 (FDCE=1 LUT5=1 OBUF=1)
Slack:
Source:
    Destination:
    Path Group:
Path Type:
Data Path Delay:
Logic Levels:
                                                  Delay type
       Location
                                                                                                      Incr(ns) Path(ns)
                                                                                                                                                   Netlist Resource(s)
                                                                                                                                                 Netlist Resource(s)

cnt_reg[1]/C

cnt_reg[1]/C

user_bram/O[1]

user_bram/whs_dat_o_OBUF[14]_inst_i_1/10

user_bram/whs_dat_o_OBUF[14]_inst_i_1/0

wbs_dat_o_OBUF[14]_inst/I

wbs_dat_o_OBUF[14]_inst/I

wbs_dat_o_OBUF[14]_inst/O

wbs_dat_o[14]

wbs_dat_o[14]
                                                                                                                           0.000 r
0.478 f
1.359
                                                  FDCE
FDCE (Prop_fdce_C_Q)
net (fo=37, unplaced)
                                                  LUT5 (Prop_lut5_I0_0)
net (fo=1, unplaced)
                                                                                                            0.295
                                                  OBUF (Prop_obuf_I_O)
net (fo=0)
```

Slack:

```
inf
cnt_reg[1]/C
(rising edge-triggered cell FDCE)
wbs_dat_o[17]
(output port)
(none)
Max at Slow Process Corner
5.088ns (logic 3.407ns (66.968%) route 1.681ns (33.032%))
3 (FDCE=1 LUT5=1 OBUF=1)
Slack:
Source:
         Destination:
         Path Group:
Path Type:
Data Path Delay:
Logic Levels:
                                                                                                                        Delay type Incr(ns) Path(ns) Netlist Resource(s)
                                                                                                                                                                                                                                                 | 0.000 | 0.000 r | cnt_reg[1]/C | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.478 | 0.4
                                                                                                                        FDCE
FDCE (Prop_fdce_C_Q)
net (fo=37, unplaced)
                                                                                                                      LUT5 (Prop_lut5_IO_0)
net (fo=1, unplaced)
                                                                                                                      OBUF (Prop_obuf_I_O) net (fo=0)
                                                                                                                        inf
ent_reg[1]/C
(rising_edge-triggered_cell_FDCE)
wbs_dat_o[18]
(output_port)
(none)
Max at Slow Process Corner
5.088ns (logic_3.407ns_(66.968%) route_1.681ns_(33.032%))
3 (FDCE=1_LUT5=1_OBUF=1)
 Slack:
Source:
         Destination:
         Path Group:
Path Type:
Data Path Delay:
Logic Levels:
            Location
                                                                                                                        Delay type Incr(ns) Path(ns) Netlist Resource(s)
                                                                                                                                                                                                                                             FDCE
FDCE (Prop_fdce_C_Q)
net (fo=37, unplaced)
                                                                                                                      LUT5 (Prop_lut5_I0_0)
net (fo=1, unplaced)
                                                                                                                      OBUF (Prop_obuf_I_O)
net (fo=0)
 S
```

四、發現:

只有在"wbs_cyc_i、wbs_we_i 兩者皆為 1"且" counter 為 10",才會啟動 we (寫入 BRAM),否則寫入的值不會正確。