
SOC Design Laboratory Lab6


311651055_林柏宇 交大電物碩二

1. FPGA:

```
ご Jupyter caravel_fpga_uart Last Checkpoint: 無秒前 (unsaved changes)
In [10]: asyncio.run(async_main())
                   Start Caravel Soc
Waitting for interrupt
      In [1]: print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x16 = ", hex(ipPS.read(0x10)))
print ("0x16 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x34)))
                   0x10 = 0x0
0x14 = 0x0
0x1c = 0xab710040
0x20 = 0x0
0x34 = 0x20
0x38 = 0x3f
 ご Jupyter caravel_fpga_uart Last Checkpoint: 1 分鐘前(unsaved changes)
Not Trusted | Python 3 O
                    0x37d0040
0x37d0040
0x37d0040
0x37d0040
0x37d0040
0x37d0040
0x37d0040
0x37d0040
0x37d0040
```

2. Block Design:





3. Report: Report 檔案我有放在"report"路徑內 (a)Synthesis Timing Report

```
Max Delay Paths
Slack (MET) :
                                                     Delay type
                                                                                                              Incr(ns) Path(ns)
                                                                                                                                                            Netlist Resource(s)
       Location
                                                      (clock clk_fpga_0 fall edge)
                                                                                                                   12.500
0.000
0.800
                                                                                                                                       12.500 f
12.500 f
13.300
                                                                                                                                                            design_l_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
design_l_i/processing_system7_0/inst/PCLK_CLK_unbuffered[0]
design_l_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/0
design_l_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/0
design_l_i/carawel_0/inst/gpio_control_in_[6]/clock
design_l_i/carawel_0/inst/gpio_control_in_l6]/mprj_o[14]_INST_0/13
design_l_i/carawel_0/inst/gpio_control_in_l6]/mprj_o[14]_INST_0/0
design_l_i/carawel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
        PS7_X0Y0
                                                     PS7 net (fo=1, unplaced)
                                                                                                                                       13.401 f
14.200 f
                                                     BUFG (Prop_bufg_I_0) net (fo=5692, unplaced)
                                                    LUT6 (Prop_lut6_I3_0)
net (fo=2, unplaced)
FDRE
                                                     (clock clk_fpga_0 rise edge)
                                                                                                                                      25.000
25.000
25.760
                                                                                                                                                            design_l_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
design_l_i/processing_system7_0/inst/PFCLK_CLK_unbuffered[0]
design_l_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/0
design_l_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/0
design_l_i/carave_lps_0/inst/control_s_axi_U/an_clk_
design_l_i/carave_lps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
        PS7 XOYO
                                                     PS7
net (fo=1, unplaced)
                                                                                                                    0.000
0.760
                                                    BUFG (Prop_bufg_I_O)
net (fo=5692, unplaced)
FDRE
clock pessimism
clock uncertainty
FDRE (Setup_fdre_C_D)
                                                                                                                                                             design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
                                                                                                                                       11.848
                                                     slack
```

(b) Synthesis Utilization Report

1. Slice Logic

Site Type	 Used	Fixed	Prohibited	Available	++ Util%
Slice LUTs* LUT as Logic LUT as Memory LUT as Distributed RAM LUT as Shift Register Slice Registers Register as Flip Flop Register as Latch F7 Muxes F8 Muxes	5957 5716 241 18 223 6786 6711 6711 47	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 0 1 0 0 0 0 0	53200 53200 17400 17400 106400 106400 166400 26600 13300	 6.38

```
Max Delay Paths
Slack (MET) :
                                                                                               Delay type
                                                                                                                                                                                                    Incr(ns) Path(ns)
                                                                                                                                                                                                                                                                                       Netlist Resource(s)
              Location
                                                                                                (clock clk_fpga_0 fall edge)
                                                                                                                                                                                                                                            | 2.500 f | 12.500 f |
                                                                                                                                                                                                              12.500
0.000
1.193
               PS7_X0Y0
                                                                                               PS7
net (fo=1, routed)
                BUFGCTRL_X0¥20
BUFGCTRL_X0¥20
                                                                                                BUFG (Prop_bufg_I_0)
net (fo=5264, routed)
                                                                                                                                                                                                               0.101
2.171
              SLICE_X54Y98
SLICE_X54Y98
                                                                                               LUT6 (Prop_lut6_I3_0) net (fo=1, routed)
                                                                                                                                                                                                               0.124
1.177
                SLICE_X33Y98
SLICE X33Y98
                                                                                               LUT1 (Prop_lut1_I0_0)
net (fo=1, routed)
FDRE
                                                                                              FDRE

(clock clk_fpga_0 rise edge)
25.000
0.000
1.088
              SLICE_X54Y98
                                                                                                           ...
                                                                                                                                                                                                                                                                                      design_l_i/processing_system7_0/inst/PS7_i/PCLKCLK[0]
design_l_i/processing_system7_0/inst/PCLK_CLK_unbuffered[0]
design_l_i/processing_system7_0/inst/buffer_fclk_clk_0.PCLK_CLK_0_BUFG/1
design_l_i/processing_system7_0/inst/buffer_fclk_clk_0.PCLK_CLK_0_BUFG/0
design_l_i/caravel_ps_0/inst/control_s_axi_U/an_clk
design_l_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
               PS7_X0Y0
               BUFGCTRL_X0Y20
BUFGCTRL_X0Y20
                                                                                               BUFG (Prop_bufg_I_0)
net (fo=5264, routed)
FDRE
clock pessimism
clock uncertainty
FDRE (Setup_fdre_C_D)
              SLICE_X54Y98
                                                                                                                                                                                                                                                  27.716
27.339
27.103
              SLICE_X54Y98
                                                                                                                                                                                                                                                                                        design_l_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
                                                                                                 required time
arrival time
                                                                                                slack
                                                                                                                                                                                                                                                      8.557
```

(d)Implement Utilization Report


1. Slice Logic


Slice LUTs	+ Site Type	+ Used	+ Fixed	+ Prohibited	++ Available	Util%
	LUT as Logic LUT as Memory LUT as Distributed RAM LUT as Shift Register Slice Registers Register as Flip Flop Register as Latch F7 Muxes	5144 188 18 170 6159 6159 0	0 0 0 0 0 0 0 0 0	0 0 0	53200 17400 1 17400 1 106400 1 106400 1 106400 26600	9.67 1.08

1.1 Summary of Registers by Type

+		+	-	++
į	Total	Clock Enable	Synchronous	Asynchronous
+	0 0 0 0 0 0 0 283 1031 130 4715			- Set Reset - - Set Reset
1		1 .	L .	L L


4. Latency for a character loop back using UART





T = 1562437500 - 1458320 = 1560979180 ps

Interrupt 波形圖:



5. What else do you observe

Testbench 不能把 UART 和 CPU 的 code serialize, 否則如果 Interrupt 在這中間要進來會出問題。