Lab1 - Tool installation

311651055_林柏宇

安裝好 Vistial_Box & Ubuntu，確定版本正確







大致上按照教學 pdf 走，但中間有遇到一些問題：



擴充包要放在對的路徑，否則在 sudo apt update 的時候會無法進行下去

```
sudo apt-get update
sudo apt-get upgrade
sudo apt-get install libncurses5
sudo apt-get install libtinfo5
sudo apt-get install libncurses5-dev libncursesw5-dev
sudo apt-get install ncurses-compat-libs
```

sudo apt update 在某些電腦需要改成” sudo apt -get update”







Vitis 呈現的 power consumption 和 schematic

multip_2num.wcfg × multip_2num.autotb.v ×

/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip

```
157
158 always @(posedge AESL_clock)
159 begin
160     if(AESL_reset === 0)
161     begin
162         AESL_slave_start_lock <= 0;
163     end
164     else begin
165         if (AESL_ready == 1) begin
166             AESL_slave_start_lock <= 0;
167         end
168         else if (AESL_slave_start == 1) begin
169             AESL_slave_start_lock <= 1;
170         end
171     end
172 end
173
174 always @(posedge AESL_clock)
175 begin
176     if(AESL_reset === 0)
177     begin
178         ap_done_lock <= 0;
179     end
180     else begin
181         if (AESL_done == 1) begin
182             ap_done_lock <= 0;
183         end
184         else if (ap_done == 1) begin
185             ap_done_lock <= 1;
186         end
187     end
```



範例 verilog code 是一個用 HLS 寫出來的高階乘法器，而上圖則是在軟體 Vivado 呈現出來的波型。



這是租借 FPGA 版後，得到的輸出。

對照 vitis 軟體模擬的輸出，基本吻合

我有詳細對 HLS C code 程式的註解筆記，放在 GitHub 上：
https://github.com/leolin0501/soclab.github.io/tree/main