

Lab1 - Tool installation

311651055_林柏宇


安裝好 Vistial_Box & Ubuntu，確定版本正確

```
ubuntu@ubuntu2004: ~  
  
***** Vivado v2022.1 (64-bit)  
**** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022  
**** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022  
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.  
  
start_gui  
^C[[[INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 09:47:41 2023...  
ubuntu@ubuntu2004:~$ vitis_hls  
  
***** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)  
**** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022  
**** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022  
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.  
  
source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace  
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lx64.o  
/vitis_hls'  
INFO: [HLS 200-10] For user 'ubuntu' on host 'ubuntu2004.linuxvmimages.local' (L  
inux_x86_64 version 5.15.0-83-generic) on Tue Sep 19 09:47:50 EDT 2023  
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS  
INFO: [HLS 200-10] In directory '/home/ubuntu'  
INFO: [HLS 200-10] Bringing up Vitis HLS GUI ...
```

```
ubuntu@ubuntu2004: ~  
  
***** Xilinx Vitis Development Environment  
***** Vitis v2022.1 (64-bit)  
**** SW Build 3524922 on 2022-04-14-18:00:18  
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.  
  
Launching Vitis with command /tools/Xilinx/Vitis/2022.1/eclipse/lx64.o/eclipse  
-vmargs -Xms64m -Xmx1024m -Dorg.eclipse.swt.internal.gtk.cairoGraphics=false -Do  
sgl.configuration.area=@user.home/.Xilinx/Vitis/2022.1 --add-modules=ALL-SYSTEM  
--add-opens=java.base/java.nio=ALL-UNNAMED --add-opens=java.desktop/sun.swing=AL  
L-UNNAMED --add-opens=java.desktop/javafx.swing=ALL-UNNAMED --add-opens=java.desk  
top/javafx.swing.tree=ALL-UNNAMED --add-opens=java.desktop/javafx.swing.plaf.basic  
=ALL-UNNAMED --add-opens=java.desktop/javafx.swing.plaf.synth=ALL-UNNAMED --add-o  
pens=java.desktop/com.sun.awt=ALL-UNNAMED --add-opens=java.desktop/sun.awt.X11=A  
LL-UNNAMED &  
ubuntu@ubuntu2004:~$ vivado  
  
***** Vivado v2022.1 (64-bit)  
**** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022  
**** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022  
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.  
  
start_gui
```

```
ubuntu@ubuntu2004: ~  
  
ubuntu@ubuntu2004:~$ vitis  
  
***** Xilinx Vitis Development Environment  
***** Vitis v2022.1 (64-bit)  
**** SW Build 3524922 on 2022-04-14-18:00:18  
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.  
  
Launching Vitis with command /tools/Xilinx/Vitis/2022.1/eclipse/lx64.o/eclipse  
-vmargs -Xms64m -Xmx1024m -Dorg.eclipse.swt.internal.gtk.cairoGraphics=false -Do  
sgl.configuration.area=@user.home/.Xilinx/Vitis/2022.1 --add-modules=ALL-SYSTEM  
--add-opens=java.base/java.nio=ALL-UNNAMED --add-opens=java.desktop/sun.swing=AL  
L-UNNAMED --add-opens=java.desktop/javafx.swing=ALL-UNNAMED --add-opens=java.desk  
top/javafx.swing.tree=ALL-UNNAMED --add-opens=java.desktop/javafx.swing.plaf.basic  
=ALL-UNNAMED --add-opens=java.desktop/javafx.swing.plaf.synth=ALL-UNNAMED --add-o  
pens=java.desktop/com.sun.awt=ALL-UNNAMED --add-opens=java.desktop/sun.awt.X11=A  
LL-UNNAMED &  
ubuntu@ubuntu2004:~$
```


大致上按照教學 pdf 走，但中間有遇到一些問題：





擴充包要放在對的路徑，否則在 `sudo apt update` 的時候會無法進行下去

```
sudo apt-get update
sudo apt-get upgrade
sudo apt-get install libncurses5
sudo apt-get install libtinfo5
sudo apt-get install libncurses5-dev libncursesw5-dev
sudo apt-get install ncurses-compat-libs
```

`sudo apt update` 在某些電腦需要改成” `sudo apt -get update`”






Vitis 呈現的 power consumption 和 schematic

```

multip_2num.wcfg x multip_2num.autotb.v x
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip

157
158 always @(posedge AESL_clock)
159 begin
160     if(AESL_reset === 0)
161     begin
162         AESL_slave_start_lock <= 0;
163     end
164     else begin
165         if (AESL_ready == 1) begin
166             AESL_slave_start_lock <= 0;
167         end
168         else if (AESL_slave_start == 1) begin
169             AESL_slave_start_lock <= 1;
170         end
171     end
172 end
173
174 always @(posedge AESL_clock)
175 begin
176     if(AESL_reset === 0)
177     begin
178         ap_done_lock <= 0;
179     end
180     else begin
181         if (AESL_done == 1) begin
182             ap_done_lock <= 0;
183         end
184         else if (ap_done == 1) begin
185             ap_done_lock <= 1;
186         end
187     end
188 end
189
190

```



範例 verilog code 是一個用 HLS 寫出來的高階乘法器，而上圖則是在軟體 Vivado 呈現出來的波型。


```
Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py
System argument(s): 3
Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py"
```

```
=====
1 * 1 = 1      5 * 1 = 5
1 * 2 = 2      5 * 2 = 10
1 * 3 = 3      5 * 3 = 15
1 * 4 = 4      5 * 4 = 20
1 * 5 = 5      5 * 5 = 25
1 * 6 = 6      5 * 6 = 30
1 * 7 = 7      5 * 7 = 35
1 * 8 = 8      5 * 8 = 40
1 * 9 = 9      5 * 9 = 45
=====
2 * 1 = 2      6 * 1 = 6
2 * 2 = 4      6 * 2 = 12
2 * 3 = 6      6 * 3 = 18
2 * 4 = 8      6 * 4 = 24
2 * 5 = 10     6 * 5 = 30
2 * 6 = 12     6 * 6 = 36
2 * 7 = 14     6 * 7 = 42
2 * 8 = 16     6 * 8 = 48
2 * 9 = 18     6 * 9 = 54
=====
3 * 1 = 3      7 * 1 = 7
3 * 2 = 6      7 * 2 = 14
3 * 3 = 9      7 * 3 = 21
3 * 4 = 12     7 * 4 = 28
3 * 5 = 15     7 * 5 = 35
3 * 6 = 18     7 * 6 = 42
3 * 7 = 21     7 * 7 = 49
3 * 8 = 24     7 * 8 = 56
3 * 9 = 27     7 * 9 = 63
=====
4 * 1 = 4      8 * 1 = 8
4 * 2 = 8      8 * 2 = 16
4 * 3 = 12     8 * 3 = 24
4 * 4 = 16     8 * 4 = 32
4 * 5 = 20     8 * 5 = 40
4 * 6 = 24     8 * 6 = 48
4 * 7 = 28     8 * 7 = 56
4 * 8 = 32     8 * 8 = 64
4 * 9 = 36     8 * 9 = 72
=====
9 * 1 = 9
9 * 2 = 18
9 * 3 = 27
9 * 4 = 36
9 * 5 = 45
9 * 6 = 54
9 * 7 = 63
9 * 8 = 72
9 * 9 = 81
=====
Exit process
```

```
5 -----
61 * 1 = 1    364 * 1 = 4    667 * 1 = 7
71 * 2 = 2    374 * 2 = 8    677 * 2 = 14
81 * 3 = 3    384 * 3 = 12   687 * 3 = 21
91 * 4 = 4    394 * 4 = 16   697 * 4 = 28
101 * 5 = 5   404 * 5 = 20   707 * 5 = 35
111 * 6 = 6   414 * 6 = 24   717 * 6 = 42
121 * 7 = 7   424 * 7 = 28   727 * 7 = 49
131 * 8 = 8   434 * 8 = 32   737 * 8 = 56
141 * 9 = 9   444 * 9 = 36   747 * 9 = 63
15 ----- 45 ----- 75 -----
162 * 1 = 2   465 * 1 = 5    768 * 1 = 8
172 * 2 = 4   475 * 2 = 10   778 * 2 = 16
182 * 3 = 6   485 * 3 = 15   788 * 3 = 24
192 * 4 = 8   495 * 4 = 20   798 * 4 = 32
202 * 5 = 10  505 * 5 = 25   808 * 5 = 40
212 * 6 = 12  515 * 6 = 30   818 * 6 = 48
222 * 7 = 14  525 * 7 = 35   828 * 7 = 56
232 * 8 = 16  535 * 8 = 40   838 * 8 = 64
242 * 9 = 18  545 * 9 = 45   848 * 9 = 72
25 ----- 55 ----- 85 -----
263 * 1 = 3   566 * 1 = 6    869 * 1 = 9
273 * 2 = 6   576 * 2 = 12   879 * 2 = 18
283 * 3 = 9   586 * 3 = 18   889 * 3 = 27
293 * 4 = 12  596 * 4 = 24   899 * 4 = 36
303 * 5 = 15  606 * 5 = 30   909 * 5 = 45
313 * 6 = 18  616 * 6 = 36   919 * 6 = 54
323 * 7 = 21  626 * 7 = 42   929 * 7 = 63
333 * 8 = 24  636 * 8 = 48   939 * 8 = 72
343 * 9 = 27  646 * 9 = 54   949 * 9 = 81
35 ----- 65 ----- 95 -----
```

這是租借 FPGA 版後，得到的輸出。

對照 vitis 軟體模擬的輸出，基本吻合

我有詳細對 HLS C code 程式的註解筆記，放在 GitHub 上：

<https://github.com/leolin0501/soclab.github.io/tree/main>