


## Laboratory Lab5

311651055\_林柏宇

交大電物碩二

### 1. Block diagram :



### 2. 50M Utilization :

#### (1)BRAM Synthesis :

##### 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	10	0	0	53200	0.02
LUT as Logic	8	0	0	53200	0.02
LUT as Memory	2	0	0	17400	0.01
LUT as Distributed RAM	0	0	0		
LUT as Shift Register	2	0	0		
Slice Registers	12	0	0	106400	0.01
Register as Flip Flop	12	0	0	106400	0.01
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

##### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
12	Yes	Reset	-

## 2. Memory

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	2	0	0	140	1.43
RAMB36/FIFO*	2	0	0	140	1.43
RAMB36E1 only	2	0	0	140	1.43
RAMB18	0	0	0	280	0.00

## 3. DSP

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

## 4. IO and GT Specific

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	0	0	0	130	0.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

## 5. Clocking

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	0	0	0	32	0.00
BUF10	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRCE	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

## 6. Specific Feature

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

## 7. Primitives

Ref Name	Used	Functional Category
FDRE	12	Flop & Latch
LUT2	6	LUT
SRL16E	2	Distributed Memory
RAMB36E1	2	Block Memory
LUT4	2	LUT

## (2) Caravel Synthesis :

### 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	3842	0	0	53200	7.22
LUT as Logic	3788	0	0	53200	7.12
LUT as Memory	54	0	0	17400	0.31
LUT as Distributed RAM	16	0			
LUT as Shift Register	38	0			
Slice Registers	3945	0	0	106400	3.71
Register as Flip Flop	3870	0	0	106400	3.64
Register as Latch	75	0	0	106400	0.07
F7 Muxes	169	0	0	26600	0.64
F8 Muxes	47	0	0	13300	0.35

### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
271	Yes	-	Set
964	Yes	-	Reset
87	Yes	Set	-
2623	Yes	Reset	-

## 2. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	3	0	0	140	2.14
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	6	0	0	280	2.14
RAMB18E1 only	6				

## 3. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

## 4. IO and GT Specific

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	0	0	0	130	0.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

## 5. Clocking

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	0	0	0	32	0.00
BUFIO	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRC	0	0	0	8	0.00
BUFMRC	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

## 6. Specific Feature

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

## 7. Primitives

Ref Name	Used	Functional Category
FDRE	2623	Flop & Latch
LUT6	1753	LUT
FDCE	889	Flop & Latch
LUT5	876	LUT
LUT4	814	LUT
LUT3	291	LUT
FDPE	271	Flop & Latch
LUT2	262	LUT
LUT1	184	LUT
MUXF7	169	MuxFx
CARRY4	134	CarryLogic
FDSE	87	Flop & Latch
LDCE	75	Flop & Latch
MUXF8	47	MuxFx
SRL16E	38	Distributed Memory
RAMD32	24	Distributed Memory
RAMS32	8	Distributed Memory
RAMB18E1	6	Block Memory

## (3) Caravel\_PS Synthesis :

### 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	119	0	0	53200	0.22
LUT as Logic	119	0	0	53200	0.22
LUT as Memory	0	0	0	17400	0.00
Slice Registers	158	0	0	106400	0.15
Register as Flip Flop	158	0	0	106400	0.15
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
158	Yes	Reset	-

### 2. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00

### 3. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

### 4. IO and GT Specific

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	0	0	0	130	0.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

### 5. Clocking

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	0	0	0	32	0.00
BUFIO	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRC	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

### 6. Specific Feature

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DMA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

### 7. Primitives

Ref Name	Used	Functional Category
FDRE	158	Flop & Latch
LUT3	79	LUT
LUT6	46	LUT
LUT2	8	LUT
LUT4	4	LUT
LUT5	1	LUT
LUT1	1	LUT

(4) Output Pin Synthesis :

## 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	10	0	0	53200	0.02
LUT as Logic	10	0	0	53200	0.02
LUT as Memory	0	0	0	17400	0.00
Slice Registers	12	0	0	106400	0.01
Register as Flip Flop	12	0	0	106400	0.01
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
12	Yes	Reset	-

## 2. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00

## 3. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

## 4. IO and GT Specific

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	0	0	0	130	0.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

## 5. Clocking

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	0	0	0	32	0.00
BUF10	0	0	0	16	0.00
MCMCE2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRCCE	0	0	0	8	0.00
BUFMCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

## 6. Specific Feature

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EPFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

## 7. Primitives

Ref Name	Used	Functional Category
FDRE	12	Flop & Latch
LUT5	4	LUT
LUT4	4	LUT
LUT6	1	LUT
LUT2	1	LUT
LUT1	1	LUT

## (5) Processing System Synthesis :

### 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	24	0	0	53200	0.05
LUT as Logic	24	0	0	53200	0.05
LUT as Memory	0	0	0	17400	0.00
Slice Registers	0	0	0	106400	0.00
Register as Flip Flop	0	0	0	106400	0.00
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
0	Yes	Reset	-



## 2. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00

## 3. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

## 4. IO and GT Specific

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	130	0	0	130	100.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

## 5. Clocking

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	1	0	0	32	3.13
BUF10	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRCCE	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

## 6. Specific Feature

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

## 7. Primitives

Ref Name	Used	Functional Category
BIBUF	130	IO
LUT1	24	LUT
PS7	1	Specialized Resource
BUFG	1	Clock

(6)Read Romcode Synthesis :

## 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	739	0	0	53200	1.39
LUT as Logic	664	0	0	53200	1.25
LUT as Memory	75	0	0	17400	0.43
LUT as Distributed RAM	0	0			
LUT as Shift Register	75	0			
Slice Registers	1100	0	0	106400	1.03
Register as Flip Flop	1100	0	0	106400	1.03
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
3	Yes	Set	-
1097	Yes	Reset	-

## 2. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	1	0	0	140	0.71
RAMB36/FIFO*	1	0	0	140	0.71
RAMB36E1 only	1				
RAMB18	0	0	0	280	0.00

### 3. DSP

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

### 4. IO and GT Specific

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	0	0	0	130	0.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

### 5. Clocking

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	0	0	0	32	0.00
BUFIO	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRCE	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

### 6. Specific Feature

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

### 7. Primitives

-----

Ref Name	Used	Functional Category
FDRE	1097	Flop & Latch
LUT3	261	LUT
LUT6	212	LUT
LUT4	158	LUT
LUT2	132	LUT
SRL16E	75	Distributed Memory
LUT5	68	LUT
CARRY4	63	CarryLogic
LUT1	22	LUT
FDSE	3	Flop & Latch
RAMB36E1	1	Block Memory

## (7) Reset Control Synthesis :

### 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	19	0	0	53200	0.04
LUT as Logic	18	0	0	53200	0.03
LUT as Memory	1	0	0	17400	<0.01
LUT as Distributed RAM	0	0			
LUT as Shift Register	1	0			
Slice Registers	40	0	0	106400	0.04
Register as Flip Flop	40	0	0	106400	0.04
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

#### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
4	Yes	Set	-
36	Yes	Reset	-

### 2. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00

### 3. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

### 4. IO and GT Specific

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IOPADs	0	0	0	2	0.00
Bonded IOPADs	0	0	0	130	0.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

### 5. Clocking

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	0	0	0	32	0.00
BUF10	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRCCE	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

## 6. Specific Feature

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

## 7. Primitives

Ref Name	Used	Functional Category
FDRE	36	Flop & Latch
LUT2	9	LUT
LUT4	6	LUT
LUT1	5	LUT
FDSE	4	Flop & Latch
LUT5	3	LUT
SRL16E	1	Distributed Memory
LUT6	1	LUT
LUT3	1	LUT

# (8) Spiflash Synthesis :

## 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	44	0	0	53200	0.08
LUT as Logic	44	0	0	53200	0.08
LUT as Memory	0	0	0	17400	0.00
Slice Registers	63	0	0	106400	0.06
Register as Flip Flop	63	0	0	106400	0.06
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
31	Yes	-	Reset
0	Yes	Set	-
32	Yes	Reset	-

## 2. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00

### 3. DSP

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

### 4. IO and GT Specific

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	0	0	0	130	0.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

### 5. Clocking

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	0	0	0	32	0.00
BUFIO	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRC	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

### 6. Specific Feature

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_BCCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

### 7. Primitives

-----

Ref Name	Used	Functional Category
FDRE	32	Flop & Latch
FDCE	31	Flop & Latch
LUT3	26	LUT
LUT6	21	LUT
CARRY4	10	CarryLogic
LUT4	5	LUT
LUT5	4	LUT
LUT1	2	LUT
LUT2	1	LUT

## (9) Wrapper Synthesis :

### 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs	0	0	0	53200	0.00
LUT as Logic	0	0	0	53200	0.00
LUT as Memory	0	0	0	17400	0.00
Slice Registers	0	0	0	106400	0.00
Register as Flip Flop	0	0	0	106400	0.00
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

#### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
0	Yes	Reset	-

### 2. Slice Logic Distribution

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice	0	0	0	13300	0.00
SLICEL	0	0	0		
SLICEM	0	0	0		
LUT as Logic	0	0	0	53200	0.00
LUT as Memory	0	0	0	17400	0.00
LUT as Distributed RAM	0	0	0		
LUT as Shift Register	0	0	0		
Slice Registers	0	0	0	106400	0.00
Register driven from within the Slice	0				
Register driven from outside the Slice	0				
Unique Control Sets	0		0	13300	0.00

### 3. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00

### 4. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

## 5. IO and GT Specific

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	0	0	0	130	0.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

## 6. Clocking

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	0	0	0	32	0.00
BUFIO	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRCCE	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

## 7. Specific Feature

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00



## (10) Wrapper Place Synthesis :

### 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs	5327	0	0	53200	10.01
LUT as Logic	5149	0	0	53200	9.68
LUT as Memory	178	0	0	17400	1.02
LUT as Distributed RAM	18	0			
LUT as Shift Register	160	0			
Slice Registers	6051	0	0	106400	5.69
Register as Flip Flop	6051	0	0	106400	5.69
Register as Latch	0	0	0	106400	0.00
F7 Muxes	169	0	0	26600	0.64
F8 Muxes	47	0	0	13300	0.35

#### 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
282	Yes	-	Set
943	Yes	-	Reset
111	Yes	Set	-
4715	Yes	Reset	-

### 2. Slice Logic Distribution

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice	2303	0	0	13300	17.32
SLICEL	1625	0			
SLICEM	678	0			
LUT as Logic	5149	0	0	53200	9.68
using O5 output only	0				
using O6 output only	4205				
using O5 and O6	944				
LUT as Memory	178	0	0	17400	1.02
LUT as Distributed RAM	18	0			
using O5 output only	0				
using O6 output only	2				
using O5 and O6	16				
LUT as Shift Register	160	0			
using O5 output only	41				
using O6 output only	81				
using O5 and O6	38				
Slice Registers	6051	0	0	106400	5.69
Register driven from within the Slice	2815				
Register driven from outside the Slice	3236				
LUT in front of the register is unused	1978				
LUT in front of the register is used	1258				
Unique Control Sets	312		0	13300	2.35

### 3. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	6	0	0	140	4.29
RAMB36/FIFO*	3	0	0	140	2.14
RAMB36E1 only	3				
RAMB18	6	0	0	280	2.14
RAMB18E1 only	6				

#### 4. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

#### 5. IO and GT Specific

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	130	130	0	130	100.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

#### 6. Clocking

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	7	0	0	32	21.88
BUFIO	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRCCE	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

#### 7. Specific Feature

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

### (11) Xbar Synthesis :

#### 1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	140	0	0	53200	0.26
LUT as Logic	140	0	0	53200	0.26
LUT as Memory	0	0	0	17400	0.00
Slice Registers	131	0	0	106400	0.12
Register as Flip Flop	131	0	0	106400	0.12
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

## 1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
131	Yes	Reset	-

## 2. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00

## 3. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

## 4. IO and GT Specific

Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	0	0	0	125	0.00
Bonded IPADs	0	0	0	2	0.00
Bonded IOPADs	0	0	0	130	0.00
PHY_CONTROL	0	0	0	4	0.00
PHASER_REF	0	0	0	4	0.00
OUT_FIFO	0	0	0	16	0.00
IN_FIFO	0	0	0	16	0.00
IDELAYCTRL	0	0	0	4	0.00
IBUFDS	0	0	0	121	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC	0	0	0	125	0.00
OLOGIC	0	0	0	125	0.00

## 5. Clocking

Site Type	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	0	0	0	32	0.00
BUFIO	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRCCE	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

## 6. Specific Feature

Site Type	Used	Fixed	Prohibited	Available	Util%
BSCANE2	0	0	0	4	0.00
CAPTUREE2	0	0	0	1	0.00
DNA_PORT	0	0	0	1	0.00
EFUSE_USR	0	0	0	1	0.00
FRAME_ECCE2	0	0	0	1	0.00
ICAPE2	0	0	0	2	0.00
STARTUPE2	0	0	0	1	0.00
XADC	0	0	0	1	0.00

## 7. Primitives

Ref Name	Used	Functional Category
FDRE	131	Flop & Latch
LUT4	49	LUT
LUT6	42	LUT
LUT3	39	LUT
LUT5	33	LUT
LUT2	8	LUT
LUT1	1	LUT

(12)為了不讓報告太冗長，10M 的 Utilization.rpt 與其他.bit、.hwh 等，我有放到上傳作業壓縮檔：

” \report\311651055\_林柏宇\Report\10M” 的路徑內。

### 3. Explain the function of IP in this design :

#### (1) Caravel\_Ps :

```
#include "ap_int.h"
#define NUM_IO 38

void caravel_ps (

    // PS side interface
    ap_uint<NUM_IO> ps_mprj_in, //表示 PS 端的輸入信號。
    ap_uint<NUM_IO>& ps_mprj_out, //表示 PS 端的輸出信號，使用引用，意味著函數可以修改它。
    ap_uint<NUM_IO>& ps_mprj_en, //表示 PS 端的使能信號，同樣使用引用。

    // Caravel flash interface

    ap_uint<NUM_IO>& mprj_in, //表示 Caravel Flash 端的輸入信號。
    ap_uint<NUM_IO> mprj_out, //表示 Caravel Flash 端的輸出信號。
    ap_uint<NUM_IO> mprj_en) { //表示 Caravel Flash 端的使能信號。

#pragma HLS PIPELINE //指示在函數中使用流水線化，以優化時鐘周期。
    /*#pragma HLS INTERFACE指示 Vivado HLS 如何對待函數的接口，
    例如，s_axilite 表示對標準 AXI Lite 接口進行簡化的支持。*/
    #pragma HLS INTERFACE s_axilite port=ps_mprj_in
    #pragma HLS INTERFACE s_axilite port=ps_mprj_out
    #pragma HLS INTERFACE s_axilite port=ps_mprj_en
    #pragma HLS INTERFACE ap_ctrl_none port=return

    #pragma HLS INTERFACE ap_none port=mprj_in //
    #pragma HLS INTERFACE ap_none port=mprj_out //
    #pragma HLS INTERFACE ap_none port=mprj_en //

    int i;

    ps_mprj_out = mprj_out; //將 Caravel Flash 的輸出信號複製給 PS 端的輸出信號。
    ps_mprj_en = mprj_en; //將 Caravel Flash 的使能信號複製給 PS 端的使能信號。

    for(i = 0; i < NUM_IO; i++) {
        #pragma HLS UNROLL //指示迴圈的展開，以實現更好的性能。
        /*mprj_in[i] = mprj_en[i] ? mprj_out[i] : ps_mprj_in[i];根據 Caravel Flash
        的使能信號，選擇性地從 Caravel Flash 的輸出信號或 PS 端的輸入信號中選擇數據，
        然後存儲在 Caravel Flash 的輸入信號中。*/
        mprj_in[i] = mprj_en[i] ? mprj_out[i] : ps_mprj_in[i];
    }
}
```

#### (2) read\_romcode :

```
#define CODE_SIZE 2048*4 //定義了一個常數 CODE_SIZE，表示 ROM 代碼的大小，這裡設置為 2048*4，即 8KB。

void read_romcode(
    // PS side interface
    /*以下表示 ROM 代碼的數組，使用整數數據類型，其大小為 CODE_SIZE 字節。*/
    int romcode[CODE_SIZE/sizeof(int)],
    /*以下表示 BRAM 的數組，用於存儲讀取的 ROM 代碼，同樣使用整數數據類型，其大小為 CODE_SIZE 字節。*/
    int internal_bram[CODE_SIZE/sizeof(int)],
    int length) //表示要讀取的 ROM 代碼的長度，以整數表示。
{
    /*指示這是一個 AXI Lite 接口，並且沒有任何輸入或輸出，只有一個返回值。*/
    #pragma HLS INTERFACE s_axilite port=return

    /*以下表示指示這是一個 AXI Master 接口，用於讀取 romcode，並指定了一些相關的參數，
    如地址偏移、最大讀取突發長度等。*/
    #pragma HLS INTERFACE m_axi port=romcode offset=slave max_read_burst_length=64 bundle=BUS0
    #pragma HLS INTERFACE bram port=internal_bram //指示這是一個 BRAM 接口，用於存儲讀取的 ROM 代碼。
    #pragma HLS INTERFACE s_axilite port=length //指示這是一個 AXI Lite 接口，用於設置 ROM 代碼的讀取長度。

    // Check length parameter can't over than CODE_SIZE/4
    /*以下檢查 length 參數，確保它不超過 CODE_SIZE 的大小，如果超過，則將其設置為 CODE_SIZE*/
    if(length > (CODE_SIZE/sizeof(int)))
        length = CODE_SIZE/sizeof(int);

    int i;
    // load ROMCODE
    for(i = 0; i < length; i++) (//用一個循環遍歷 romcode 中的元素，length 決定了循環的次數。
        #pragma HLS PIPELINE
        internal_bram[i] = romcode[i]; //將讀取的 ROM 代碼從 romcode 數組複製到 internal_bram 數組中。
    )
}
```

(3) spiflash :

(a)輸入/出如下：

input ap\_clk : FPGA 的時鐘信號。  
input ap\_rst : FPGA 的重置信號。  
output [31:0] romcode\_Addr\_A : BRAM 的地址。  
output romcode\_EN\_A : 使能 BRAM 的信號。  
output [3:0] romcode\_WEN\_A : BRAM 的寫使能信號。  
output [31:0] romcode\_Din\_A : 寫入 BRAM 的數據。  
input [31:0] romcode\_Dout\_A : 從 BRAM 讀取的數據。  
output romcode\_Clk\_A : BRAM 的時鐘信號。  
output romcode\_Rst\_A : BRAM 的重置信號。  
input csb : SPI Flash 的片選信號。  
input spiclk : SPI Flash 的時鐘信號。  
input [0:0] io0 : SPI Flash 的輸入信號。  
output io1 : SPI Flash 的輸出信號。

(b) 內部變數：

reg [7:0] buffer : 緩衝器，用於暫存輸入的 SPI 數據。  
reg [3:0] bitcount : 位計數，用於跟蹤 SPI 數據的位。  
reg [12:0] bytecount : 字節計數，用於跟蹤 SPI 數據的字節。  
reg [7:0] outbuf : 輸出緩衝器，在 spiclk 下降沿更新。

(c) BRAM 接口：

assign romcode\_Addr\_A = {8'b0, spi\_addr}; : 將 SPI 地址的低 8 位添加到 BRAM 地址的高 8 位。  
assign romcode\_Din\_A = 32'b0; : 將 32 位的 BRAM 寫入數據設置為零。  
assign romcode\_EN\_A = (bytecount >= 4); : 使能 BRAM 的信號，當字節計數大於等於 4 時為真。  
assign romcode\_WEN\_A = 4'b0; : BRAM 的寫使能信號設置為零。  
assign romcode\_Clk\_A = ap\_clk; : BRAM 的時鐘信號使用 FPGA 的時鐘信號。  
assign romcode\_Rst\_A = ap\_rst; : BRAM 的重置信號使用 FPGA 的重置信號。

(d) SPI 動作任務：定義了一個名為 spi\_action 的任務，其中包含了 SPI 讀取動作的邏輯，主要是根據字節計數和 SPI 命令更新 SPI 地址和緩衝器。

(e) 輸出 IO1: assign iol = outbuf[7]; : 將 outbuf 的最高位賦值給 iol, 即作為 SPI Flash 的輸出。

(f) SPI Flash 操作邏輯: 在 always @(negedge spiclk or posedge csb) 區塊中, 根據 SPI 時鐘和片選信號的變化, 更新緩衝器、位計數、字節計數和 SPI 地址等內部狀態, 同時執行 SPI 讀取動作。

(g) SPI Flash 輸出邏輯: 在 always @(negedge spiclk or posedge csb) 區塊中, 使用另一個緩衝器 outbuf 來暫存輸出, 並在 SPI 時鐘下降沿時更新。

#### 4. Screenshot of Execution result on all workload :

```
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 06:51:10 2023...
INFO: [HLS 200-802] Generated output file hls_caravel_ps.prj/solution1/imp
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.75 sec
INFO: [HLS 200-112] Total CPU user time: 18.91 seconds. Total CPU system t
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 22 06:51:13 2023...
=====
vitis_hls complete
=====
~/course-lab_5/lab1
ubuntu@ubuntu2004:~/course-lab_5/lab1$
```

Vitis Done

```
open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3191.844 ;
# report_timing_summary -file timingreport.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 04:54:44 2023 ...
=====
vivado complete
=====
ubuntu@ubuntu2004:~/course-lab_5/10m/lab1/lab1$
```

Vivado 10M Done

```
open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3189
# report_timing_summary -file timingreport.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 04:43:32 2023...
=====
vivado complete
=====
ubuntu@ubuntu2004:~/course-lab_5/lab1$
```

Vivado 50M Done

```

print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))

```

```

0x10 = 0x0
0x14 = 0x0
0x1c = 0xab510041
0x20 = 0x0
0x34 = 0x0
0x38 = 0x3f

```

## 10M Case Result

```

# bit 5~0 - ps_mprj_en[31:32] (read)
# others - reserved

print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))

```

```

0x10 = 0x0
0x14 = 0x0
0x1c = 0xab510041
0x20 = 0x0
0x34 = 0x0
0x38 = 0x3f

```


In [ ]:

In [ ]:

## 50M Case Result



5. caravel\_fpga.ipynb :



```
from __future__ import print_function

import sys
import numpy as np
from time import time
import matplotlib.pyplot as plt

sys.path.append('/home/xilinx')
from pyng import Overlay
from pyng import allocate

ROM_SIZE = 0x2000 #8K
```

[10] Python

```
ol = Overlay("/home/xilinx/jupyter_notebooks/ipy_fpga/caravel_fpga.bit")
#ol.ip_dict
```

[11] Python

```
ipOUTPIN = ol.output_pin_0
ipPS = ol.caravel_ps_0
ipReadROMCODE = ol.read_romcode_0
```

[12] Python

分別在定義參數、Instance IP、Download Bitstream 到 FPGA

```

# Create np with 8K/4 (4 bytes per index) size and be initiled to 0
rom_size_final = 0

# Allocate dram buffer will assign physical address to ip ipReadROMCODE
npROM = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)

# Initial it by 0
for index in range (ROM_SIZE >> 2):
    npROM[index] = 0

npROM_index = 0
npROM_offset = 0
fiROM = open("counter_wb.hex", "r+")
#fiROM = open("counter_la.hex", "r+")
#fiROM = open("gcd_la.hex", "r+")

for line in fiROM:
    # offset header
    if line.startswith('@'):
        # Ignore first char @
        npROM_offset = int(line[1:].strip(b'\x00'.decode()), base = 16)
        npROM_offset = npROM_offset >> 2 # 4byte per offset
        #print (npROM_offset)
        npROM_index = 0
        continue
    #print (line)

    # We suppose the data must be 32bit alignment
    buffer = 0
    bytecount = 0
    for line_byte in line.strip(b'\x00'.decode()).split():
        buffer += int(line_byte, base = 16) << (8 * bytecount)

```

```

bytecount = 0
for line_byte in line.strip(b'\x00'.decode()).split():
    buffer += int(line_byte, base = 16) << (8 * bytecount)
    bytecount += 1
    # Collect 4 bytes, write to npROM
    if(bytecount == 4):
        npROM[npROM_offset + npROM_index] = buffer
        # Clear buffer and bytecount
        buffer = 0
        bytecount = 0
        npROM_index += 1
        #print (npROM_index)
        continue
# Fill rest data if not alignment 4 bytes
if (bytecount != 0):
    npROM[npROM_offset + npROM_index] = buffer
    npROM_index += 1

```

上面那段是 /4 之後放入 BRAM(因為 BRAM 以 4byte 為單位存放)，下面那段是每 4 個 byte 為單位存到 buffer 裡面。

```

# 0x00 : Control signals
#     bit 0 - ap_start (Read/Write/COH)
#     bit 1 - ap_done (Read/COR)
#     bit 2 - ap_idle (Read)
#     bit 3 - ap_ready (Read)
#     bit 7 - auto_restart (Read/Write)
#     others - reserved
# 0x10 : Data signal of romcode
#     bit 31~0 - romcode[31:0] (Read/Write)
# 0x14 : Data signal of romcode
#     bit 31~0 - romcode[63:32] (Read/Write)
# 0x1c : Data signal of length_r
#     bit 31~0 - length_r[31:0] (Read/Write)

# Program physical address for the romcode base address
ipReadROMCODE.write(0x10, npROM.device_address)
ipReadROMCODE.write(0x14, 0)
# Program length of moving data
ipReadROMCODE.write(0x1C, rom_size_final)

# ipReadROMCODE start to move the data from rom_buffer to bram
ipReadROMCODE.write(0x00, 1) # IP Start
while (ipReadROMCODE.read(0x00) & 0x04) == 0x00: # wait for done
    continue

print("Write to bram done")

```

[14] Python

這裡有 buffer address、buffer size，確定正確後開始搬資料到 BRAM，之後判斷是否搬完了。

```

# Release Caravel reset
# 0x10 : Data signal of outpin_ctrl
#     bit 0 - outpin_ctrl[0] (Read/Write)
#     others - reserved
print (ipOUTPIN.read(0x10))
ipOUTPIN.write(0x10, 1)
print (ipOUTPIN.read(0x10))

```

Python

Data 都準備好了，先 read 確定 reset PIN 是 assert，去 deassert 它

```

while (1) {
    if (reg_la0_data_in > 0x1F4) {
        reg_mprj_datal = 0xAB410000;
        break;
    }
}
//print("\n");
//print("Monitor: Test 1 Passed\n\n"); // Makes simulation very long!
reg_mprj_datal = 0xAB510000;

```

這個 IP 用來讀相關的 register map，包含 mprj 的 i、o、en，這次要看的是 o(17 & 20)，但我們只要 16 ~ 31 bits (17)。若 output 值與 reg\_mprj\_datal 是穩和，表示 firmware 跑完且 design 正確。