
SOC Lab Final Project

交大電物碩 311651055 林柏宇

1. Block Diagram:



2. DMA:

- (1) Transfer lots of Data without CPU
- (2) Support 64 data, and each data is 32 bits

```
reg [31:0] rbuffer [0:63];
reg [31:0] wbuffer [0:63];
```

(3) Used AXI-Stream to transfer datas

```
output reg sm_tready, sm_tvalid, input wire [31:0] sm_tdata, input wire sm_tlast,


output reg ss_tlast, output reg [31:0] ss_tdata, output reg ss_tvalid, input wire ss_tready,
```

(4) Used AXI-Stream to transfer datas

```
always@(posedge clk or negedge rst) begin
    if(rst)
        dma_or_wb <= 0;
    else
    begin
        if(dma_busy == 1)
            dma_or_wb <= 1;
        else if(dma_busy == 0)
            dma_or_wb <= 0;
        else
            dma_or_wb <= dma_or_wb;
    end
end</pre>
```

```
DMA dma_u(\big(\)
.clk(clk),
.rst_n(!rst),
.dma_valid(dma_or_wb),
.dma_en(dma_en),
.r_start_addr(r_start_addr),
.w_start_addr(w_start_addr),
.read_len(read_len),
```

(5) State Machine



3. Configuration Register:

- Tap 存放在 0x31000040 到 0x31000068。
- Input Data 存放在 0x31000080 開始的位置。
- Output Data 存放在 0x31000084 開始的位置。
- Data Length 存放在 0x31000010。
- State (Start、Done、Idle)在 0x31000000 開始的位置。
- DMA start address:在 User_BRAM 中正確定位要讀取或寫入的數據

 r_start_addr : 讀取的起始位置,在 0x31000014 開始的位置。 W_start_addr : 寫入的起始位置,在 0x31000018 開始的位置。

```
#define inputsignal
                          (*(volatile uint32_t*)0x31000080)
                         (*(volatile uint32 t*)0x31000084)
                   (*(volatile uint32_t*)0x31000040)
                  (*(volatile uint32_t*)0x31000044)
                  (*(volatile uint32_t*)0x31000048)
                  (*(volatile uint32_t*)0x3100004c)
                  (*(volatile uint32 t*)0x31000050)
                  (*(volatile uint32_t*)0x31000054)
                  (*(volatile uint32_t*)0x31000058)
                   (*(volatile uint32_t*)0x3100005c)
                  (*(volatile uint32_t*)0x31000060)
                   (*(volatile uint32_t*)0x31000064)
                  (*(volatile uint32_t*)0x31000068)
#define datalength (*(volatile uint32_t*)0x31000010)
                  (*(volatile uint32 t*)0x31000000)
#define status
#define r_start_addr (*(volatile uint32_t*)0x31000014)
#define w_start_addr (*(volatile uint32_t*)0x31000018)
```

```
always@(*) begin
  wbs_dat_o = 0;
  wbs_ack_o = 0;
  if(wbs_cyc_i && wbs_stb_i) begin
        if(wbs_adr_i[31:24] == 'h38) begin
            wbs_dat_o = u_wbs_dat_o;
            wbs_ack_o = wbs_ack_o_user;
  end
  else if(wbs_adr_i[31:24] == 'h31) begin
            wbs_dat_o = wbs_dat_o_fir;
            wbs_ack_o = wbs_ack_o_fir;
  end
end
end
```

4. Firmware Code:

- When fir start, configuration called fir start by 0x00000001
- fir status second bits change to 1, end

```
int* _ attribute__ ( ( section ( ".mprjram" ) ) ) fir(){
    int current_status;
    int i = 0;
    initfir();

    current_status = status;
    while(!((current_status >> 1) & 1)) {
        current_status = status;
    }

    reg_mprj_datal = 0xFF5A0000;
    return ans;
}
```

status = 0x000000001;

```
always@(*) begin

case(state)

IDLE: begin

if(configuration[0] == 1)

else

state_next = WAIT;

else

end

WAIT: begin

if(ss_tvalid) state_next = WORK;

else

state_next = WAIT;

end

WORK: begin

if(sm_tlast && sm_tready && sm_tvalid) state_next = IDLE;

else

end

default: begin

state_next = IDLE;

end

endcase


end
```


5. Add - 03 in compiler:


6. Result

Fir use without –O3	839508 CLKs
Fir with -O3	325983 CLKs
Fir use DMA without –O3	173634 CLKs
Fir use DMA with –O3	31125 CLKs

7. Synthesis Report:








```
5. checking no_input_delay (0)
There are 0 input ports with no input delay specified.
 There are 0 input ports with no input delay but user has a false path constraint.
6. checking no_output_delay (0)
There are 0 ports with no output delay specified.
 There are 0 ports with no output delay but user has a false path constraint
There are 0 ports with no output delay but with a timing clock defined on it or propagating through it
7. checking multiple_clock (0)
There are 0 register/latch pins with multiple clocks.
8. checking generated_clocks (0)
There are O generated clocks that are not connected to a clock source.
9. checking loops (0)
There are 0 combinational loops in the design.
10. checking partial_input_delay (0)
There are 0 input ports with partial input delay specified.
11. checking partial_output_delay (0)
There are 0 ports with partial output delay specified.
12. checking latch_loops (0)
There are O combinational latch loops in the design through latch input
 Timing Details
From Clock: clk_fpga_0
To Clock: clk_fpga_0
               0 Failing Endpoints, Worst Slack
2 Failing Endpoints, Worst Slack
0 Failing Endpoints, Worst Slack
                                                  10.916ns, Total Violation
-0.762ns, Total Violation
11.250ns, Total Violation
                                                                               0.000ns
                                                                               -1.523ns
0.000ns
```

8. Implement Report:



5. checking no_input_delay (0)

There are 0 input ports with no input delay specified.

There are 0 input ports with no input delay but user has a false path constraint.

6. checking no_output_delay (0)

There are 0 ports with no output delay specified.

There are 0 ports with no output delay but user has a false path constraint

There are 0 ports with no output delay but with a timing clock defined on it or propagating through it

7. checking multiple_clock (0)

There are 0 register/latch pins with multiple clocks.

8. checking generated_clocks (0)

There are 0 generated clocks that are not connected to a clock source.

9. checking loops (0)

There are 0 combinational loops in the design.

10. checking partial_input_delay (0)

There are 0 input ports with partial input delay specified.

11. checking partial_output_delay (0)

There are 0 ports with partial output delay specified.

12. checking latch_loops (0)

There are 0 combinational latch loops in the design through latch input

9. On FPGA:

```
| Support | Caravel | fpga | Last Last Checkpoint | 1988 | Last Checkpo
```