


Fusible Region




Mapping

Compilation Template


Mainloop Template

GEMM Mainloop




$A[M, K]$ $B[K, N]$ $C[M, N]$

Conv Mainloop




Filter $[N, N]$


Epilogue Primitive



Bias



Activation



Layernorm

parameterizing

Parameterized Templates

✓ Output Tile
 $\text{Block_M} \times \text{Block_N}$

✓ K-loop Step
 Block_K

✓ Grid Size
 $[M/\text{Block_M}] \times [N/\text{Block_N}]$

✓ Warp Schedule
Intra-block Parallelism

✓ Access Stages
Pipelined Prefetch