## Computer Architectures Lab 1 WinMIPS64 introduction

- 0) Given the following winMIPS64 processor architecture:
  - Integer ALU: 1 clock cycle
  - Data memory: 1 clock cycle
  - Branch delay slot: 1 clock cycle
  - Code address bus: 12Data address bus: 12
  - FP multiplier unit (latency): pipelined 8 stages
  - FP arithmetic unit (latency): pipelined 6 stages
  - FP divider unit (latency): not pipelined unit, 28 clock cycles
  - Branch delay slot is disabled
  - Forwarding is enabled.
- 1) Write an assembly program (program\_1.s) for the MIPS64 architecture (use a text editor), able to find the maximum among 100 64-bit integer values saved in memory. The obtained value must be saved in memory using a variable called result.
- 2) Identifying the main components of the simulator:
  - a. Running the WinMIPS simulator
    - Launch the graphic interface
    - ...\winMIPS64\winmips64.exe
  - b. Assembly and correct your program:
    - Load the program from the **File** → **Open** menu (*CTRL-O*). In the case the of errors, you may use the following command in the command line to compile the program and check the errors:
    - ...\winMIPS64\asm program\_1.s
  - c. Run your program step by step (F7), identifying the whole processor behavior in the six simulator windows:

Pipeline, Code, Data, Register, Cycles and Statistics

- d. Disable all features present in the *Configure* menu
  - a) Disable Forwarding
  - b) Disable branch target buffer (winmips64 v1.5)
  - c) Disable Delay Slot

Execute once again your program and collect the statistics

e. Enable one at a time the previous features (see 2.d) menu analyzing the processor behavior, and collecting again the statistics, check the differences with respect to the ones collected in 2.d.

- 3) Search in the winMIPS64 folder the following programs:
  - a. isort.s
  - b. mult.s
  - c. series.s
  - d. program 1.s (your in section 1.)

starting from the basic configuration described in the point 0), compute the time required to execute all the programs using the following configurations of the processor architecture and program weights:

- 1) Configuration 1
  - a. Enable Forwarding
  - b. Disable branch target buffer
  - c. Disable Delay Slot

Assume that the weight of all programs is the same (25%).

- 2) Configuration 2
  - a. Enable Forwarding
  - b. Enable branch target buffer
  - c. Disable Delay Slot

Assume that the weight of all programs is the same (25%).

- 3) Configuration 3
  - a. Enable Forwarding
  - b. Disable branch target buffer
  - c. Enable Delay Slot

Assume that the weight of all programs is the same (25%).

4) Configuration 4

Configuration 1, but assume that the weight of the program isort.s is 50%.

5) Configuration 5

Configuration 1, but assume that the weight of the program mult.s is 50%.

6) Configuration 6

Configuration 1, but assume that the weight of the program series.s is 80%.

Program	Conf. 1	Conf. 2	Conf. 3	Conf. 4	Conf. 5	Conf. 6
isort.s						
mult.s						
series.s						
program_1.s						
TOTAL TIME						

4) Write an assembly program (**program\_2.s**) for the *winMIPS64* architecture described before able to implement the following piece of code described at highlevel:

for (i = 1; i <= 100; i++){  
 
$$v5[i] = v1[i]*v2[i];$$

Assume that the vectors v1[], v2[], v3[], and v4[] are allocated previously in memory and contains 100 double precision floating point values; assume also that v3[] does not contain 0 values. Additionally, the vectors v5[], v6[], and v7[] are free vectors also allocated in memory.

- a. Using the simulator and the configuration provided in point 0), compute how many clock cycles take the program to execute.
- 5) Using the WinMIPS64 simulator, validate experimentally the Amdahl's law, defined as follows:

speedup overall = 
$$\frac{\text{execution time}_{\text{old}}}{\text{execution time}_{\text{new}}} = \frac{1}{(1 - \text{fraction}_{\text{enhanced}}) + \frac{\text{fraction}_{\text{enhanced}}}{\text{speedup}_{\text{enhanced}}}}$$

- a. Using the program developed before: program\_2.s
- b. Modify the processor architectural parameters related with multicycle instructions (Menu→Configure→Architecture) in the following way:



- (a) Configuration 1
  - Change only the FP addition latency to 3
- (b) Configuration 2
  - Change only the Multiplier latency to 4
- (c) Configuration 1
  - Change only the division latency to 12

Compare the results obtained by simulation in the three different configurations against the ones calculated by hand using the Amdahl's law in every case.

## Appendix: winMIPS64 Instruction Set

WinMIPS64	beq - branch if pair of registers are equal			
The following assembler directives are supported	bne - branch if pair of registers are not equal			
.data - start of data segment	beqz - branch if register is equal to zero			
.text - start of code segment	bnez - branch if register is requal to zero			
.code - start of code segment (same as .text)	onez - orancii ii register is not equal to zero			
.org <n> - start address</n>	j - jump to address			
.space <n> - leave n empty bytes</n>	jr - jump to address in register			
.asciiz <s> - enters zero terminated ascii string</s>	jal - jump and link to address (call subroutine)			
.ascii <s> - enter ascii string</s>	jalr - jump and link to address in register (call subroutine)			
.align <n> - align to n-byte boundary</n>	juii juiip und mik to address in register (can subroutine)			
.word <n1>,<n2> enters word(s) of data (64-bits)</n2></n1>	dsll - shift left logical			
.byte $\langle n1 \rangle$ , $\langle n2 \rangle$ enter bytes	dsrl - shift right logical			
.word32 <n1>,<n2> enter bytes .word32 <n1>,<n2> enters 32 bit number(s)</n2></n1></n2></n1>	dsra - shift right arithmetic			
.word16 <n1>,<n2> enters 16 bit number(s)</n2></n1>	dsllv - shift left logical by variable amount			
.double <n1>,<n2> enters floating-point number(s)</n2></n1>	dsrlv - shift right logical by variable amount			
.dodole <117, <1127 enters floating-point number(s)	dsrav - shift right arithmetic by variable amount			
where <n> denotes a number like 24, <s> denotes a string</s></n>				
like "fred", and	movn - move if register of equal to zero			
<n1>,<n2> denotes numbers seperated by commas.</n2></n1>	nop - no operation			
117, 127 denotes numbers seperated by commus.	and - logical and			
The following instructions are supported	or - logical or			
lb - load byte	xor - logical xor			
lbu - load byte unsigned	slt - set if less than			
sb - store byte	sltu - set if less than unsigned			
lh - load 16-bit half-word	dadd - add integers			
lhu - load 16-bit half word unsigned	daddu - add integers unsigned			
sh - store 16-bit half-word	dsub - subtract integers			
lw - load 32-bit word	dsubu - subtract integers unsigned			
lwu - load 32-bit word unsigned	usubu - subtract integers unsigned			
sw - store 32-bit word	add.d - add floating-point			
ld - load 64-bit double-word	sub.d - subtract floating-point			
sd - store 64-bit double-word	mul.d - multiply floating-point			
l.d - load 64-bit floating-point	div.d - divide floating-point			
s.d - store 64-bit floating-point	mov.d - move floating-point			
halt - stops the program	cvt.d.l - convert 64-bit integer to a double FP format			
nait - stops the program	cvt.l.d - convert double FP to a 64-bit integer format			
daddi - add immediate	c.lt.d - set FP flag if less than			
daddui - add immediate unsigned	c.le.d - set FP flag if less than or equal to			
andi - logical and immediate	c.eq.d - set FP flag if equal to			
ori - logical or immediate	bc1f - branch to address if FP flag is FALSE			
xori - exclusive or immediate	bc1t - branch to address if FP flag is TRUE			
lui - load upper half of register immediate	mtc1 - move data from integer register to FP register			
slti - set if less than or equal immediate	mfc1 - move data from FP register to integer register			
sltiu - set if less than or equal immediate unsigned	met met sam nomit register to integer register			
order of the order infinitely and an order of the order o				