

# UNIC-CASS

## Mock Tapeout

### “250 MHz *Quadrature Delay Locked Loop*”

27.01.2026



# Content

---

- 1. Fundamentals**
- 2. QDLL Project:** Block Diagram and Specifications
- 3. Schematics:** TOP and Sub-blocks: Symbols & Schematics & Layouts
- 4. Characterization Testbenches**
- 5. TOP Simulation:** Testbench with the IO-Cells. Characterization Testbenches.
- 6. QDLL Layout:** Top Layout and layout within the pad ring.
- 7. QDLL:** Pins and IO Cells.
- 8. Project Status**

# **1- QDLL Fundamentals**


# 1 - QDLL Fundamentals

The **Quadrature Delay Locked Loop (QDLL)** is a phase control system designed to delay a differential CMOS input signal by  $90^\circ$ , generating a differential quadrature-phase output.


The QDLL operates through three key components:

1. **Phase Detector (PD) + Charge Pump (CP):** Measures the phase difference between the input signal  $\phi_{in}$  and the delayed output  $\phi_{out}$ , and generates a proportional voltage  $V_{cont}$ .
2. **Large Voltage-Controlled Delay Line (Large VCDL):** Introduces a controllable delay to the input signal, adjusted by the control voltage  $V_{cont}$ .
3. **Feedback Loop:** Processes the phase error signal from the phase detector and adapts the VCDL delay until the phase difference is locked at  $90^\circ$ .

The main goal of the QDLL is to achieve and maintain a quadrature ( $90^\circ$ ) phase shift between the input and output signals.



QDLL block diagram



Single QDLL Operation

# 1 - QDLL Fundamentals


If we model the diagram of the single QDLL operation, we observe the phase detector compares the input and output phases ( $\phi_{in}$  &  $\phi_{out}$ ), and any phase error is converted into a control voltage via the charge pump or loop filter. This voltage,  $V_{cont}$ , tunes the delay element (Large VCDL) with gain  $K_v K_p$ , adjusting the phase of the output signal  $\phi_{out}$ .

On the other hand, using a single pole (1/S) in the feedback path guarantees inherent stability and ensures smooth convergence. Therefore, a simple RC network can be an effective choice for implementation.


This feedback mechanism ensures that the system locks the output phase at a fixed offset (e.g., 90° for QDLL) from the input phase eliminating steady-state phase error.

The Phase Converge plot shows that:

- A stable locking point exists where the two characteristics intersect. ( 90° is the desired )
- The negative slope of the VCDL ensures that the loop has a stable operating point.



QDLL System Operation





Phase Convergence

## **2- QDLL Project Diagram & Specifications**

# 2 - QDLL Project Diagram

For this project, two single-ended DLLs with differential outputs are used to generate two differential signals with  $90^\circ$  and  $270^\circ$  phase shifts. The RC filters and the large VCDLs are designed to stabilize each branch at a  $90^\circ \pm 5^\circ$  phase difference at **250 MHz**. To ensure synchronization between the signal pairs, flywheel cells are added.



# 2 - QDLL Project Specifications

The design specifications were modified due to the high-frequency behavior of the I/O cells. As a result, the performance requirements were relaxed, along with adjustments to the project focus and the number of input/output pins.

Pins:

- 2 Bi-directional: VDD, VSS
- 2 inputs: inpad1, inpad2
- 2 outputs: outpad1, outpad2



ihp 130 nm

## Estimated Number of Pins:<sup>\*</sup>

Input: <sup>\*</sup>

2

Output: <sup>\*</sup>

2

Bidirectional: <sup>\*</sup>

2

## Design Type:<sup>\*</sup>



Analog

QDLL Specifications	
Boundary Conditions	Requirement
Techn.	CMOS
Node	130 nm
Supply Voltage	$1.2 \pm 5\% \text{ V}$
Temperature	$[0, 65, 125] \text{ }^\circ\text{C}$
Input Amplitude	$[0, 1.2] \text{ V (CMOS)}$
Input Frequency	$250 \pm 25 \text{ MHz}$
Input/Output Type	Fully Differential
Specifications	Value
Phase Difference	$90 \pm 5 \text{ degrees}$
Output Swing	$[0, 1.2] \text{ V (CMOS)}$
t_rise/t_fall output	<
Vcont_ripple	$\geq 9 \text{ bits}$
Output Jitter	$\geq 7.5 \text{ bits}$

# **3- QDLL Project Schematics & Layouts**


# 3 - QDLL Schematics (TOP)

- Differential QDLL TOP:




# 3 - QDLL Schematics

- Single-Ended QDLL:






SE\_QDLL.sym



SE\_QDLL.sch

# 3 - QDLL Schematics & Layouts


- Voltage-Controlled Delay Line (VCDL) :




# 3 - QDLL Schematics & Layouts

- Large delay Line + Buffer Stage (DLine) :

DLine + Buffer Layout





DLine.sym



DLine.sch



# 3 - QDLL Schematics & Layouts

- Phase Detector (XOR cell) :




# 3 - QDLL Schematics & Layouts

- Charge-Pump/ RC Loop Filter:






**CP.sch**



**CP Layout**

# 3 - QDLL Schematics & Layouts


- Series Resistors:




**RES Layout**

# 3 - QDLL Schematics


- Flywheel Latches:



LATCH.sch




LATCH Layout



# **4- QDLL Characterization Testbenches**


# 4 - QDLL Testbenches

- PD + CP Characterization Testbench
  - For Vcont vs Phase Difff Curves




tb\_TB\_CP.sch

We only use the PD+CP up to 180°




# 4 - QDLL Testbenches

- IO CELLS Characterization Testbench
  - For BW delimitation and delay responses




tb\_sq13g2\_IOPadAnalog.sch

Pad to Padres




Padres to Pad




At 250 MHz the Analog IOCell presents low delay:  
padres-to-pad = 37°; pad -to-padres = 3°

# 4 - QDLL Testbenches

- Open Loop for Large Delay Line Characterization Testbench
    - For Phase Diff vs Vcont Curves



## tb open loop.sch



We can adjust the circuit in a way to obtain the desired intercept point → Fixed Phase Difference



# **5- QDLL TOP Testbench**

# 5 - QDLL TOP Testbench (TT)

- TOP Testbench with the IOCELLS


MODEL

```
.lib cornerMOSlv.lib mos_tt
* lib cornerMOSlv.lib mos_ss
.lib cornerMOShv.lib mos_tt
.lib cornerRES.lib res_typ
.lib cornerCAP.lib cap_typ
.include diodes.lib
.include sg13g2_bondpad.lib
.include /foss/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice
```




tb\_QDLL\_TOP.sch

load waves Ctrl + left click




# 5 - QDLL TOP Testbench (TT)

- Setup Time



V<sub>cont</sub>

stabilises at approximately 100 ns in 515 mV mean





Python Plot

(You can use `phase_analysis_example.ipynb`)

# 5 - QDLL TOP Testbench (TT)

- Input/Output Signals




Phase Diff	v(inpad1)	v(inpad2)	v(outpad1)	v(outpad2)
v(inpad1)	-	180°	90.04°	270.04°
v(inpad2)	180°	-	270.06°	90.06°
v(outpad1)	90.04°	270.04°	-	180°
v(outpad2)	270.06°	90.06°	180°	-


Phase Diff	Trise	Tfall
v(outpad1)	400 ps	600 ps
v(outpad2)	400 ps	600 ps

# **5- QDLL Layout TOP**

# QDLL Top Layout Placement




63.598um



# Vertical View

Area: 111.96um x 63.598 um = 7120 um<sup>2</sup> =


# QDLL Top Layout Placement v1



One possible goal would be to place the QDLL vertically and connect the inputs on the left and the outputs on the right with high metal top routing.

For a 250 MHz signal, standard IO cells have been tested and found to perform well. However, if available, we prefer to interface with  $50\ \Omega$  systems using IO cells with matched impedance.

# QDLL layout within the pad ring





# **7 - QDLL Pins and IO CELLS**

# Pins and IO Cells

## QDLL Pins

N° Pins: 4

- 2 Input Pins
- 2 Output Pin
- 2 Power Supply Pins (VDD , VSS)



Pin Type	Name	IOCELL
Input	inpad1	sg13g2_IOPADAnalog
Input	inpad2	sg13g2_IOPADAnalog
Output	outpad1	sg13g2_IOPADAnalog
Output	outpad1	sg13g2_IOPADAnalog
Power Supply	VDD	sg13g2_IOPadVdd
Power Supply	VSS	sg13g2_IOPadVss

Power Supply IOPads

## **8- QDLL Project Status**

# Project Status

## Project Status by Block:

TOP	Sub-top	Sub-Block	Symbols & Schematic s	Testbench	Prelayout results	IOCELLS results (TT)	IOCELLS results (SS-FF)	Layout (DRC + LVS)	Postlayout results
QDLL TOP	-	-	Done	Done	Done	Done	To do	WIP	To do
-	SE_QDLL	-	Done	Done	Done	Done	To do	WIP	To do
-	-	VCDL	Done	Done	Done	Done	W/P	WIP	To do
-	-	DLine	Done	Done	Done	Done	WIP	Done	To do
-	-	CP	Done	Done	Done	Done	WIP	WIP	To do
-	-	PD	Done	Done	Done	Done	WIP	Done	To do
-	LATCH	-	Done	Done	Done	Done	WIP	Done	To do

We are currently working on the DRC (minimum and maximum) verification of several cells to achieve the desired LVS verification. Next, we plan to compare the extracted views using Magic in order to obtain more realistic results.

On the other hand, multi-corner simulation results are desirable for our project, and we are actively working toward that goal.