

## INTERFACING AN EXTERNAL SRAM TO THE C8051F000

### Relevant Devices

This application note applies to the following devices:

C8051F000, C8051F001, C8051F002, C8051F005, C8051F006, C8051F010, C8051F011, C8051F012, C8051F012, C8051F015, C8051F016, C8051F017, C8051F018, and C8051F019.

### Introduction

The purpose of this application note is to describe how to interface a generic SRAM or a memory mapped peripheral to a C8051 device using standard GPIO port pins. Hardware connections, schematics, timing diagrams, example code, and a performance review are provided.

The applications of this interface include acquiring ADC samples, data logging, or any other large data storage application.


### Key Points

- This reference design assumes a 10 ns SRAM. If the SRAM access time is greater than 45 ns, it may be necessary to add NOP commands to increase the length of the address setup times and read/write strobes.
- The number of port pins required depends on the address space supported. This design's 128 Kbyte address space requires 21 port pins.
- If designing with an SRAM, double check product availability from your supplier. Manufacturers are phasing out many low-density SRAM devices.

### Description

This example of an external SRAM interface uses an IDT71V124SA10PH (128K x 8-bit) 3V SRAM from Integrated Device Technologies

**Figure 1. External SRAM Block Diagram**



(www.idt.com), although any generic SRAM will work in a similar fashion. The interface uses a multiplexed address and data bus to reduce the number of port pins required. The lower address bits are held in a latch while data is transferred. Figure 4 on page 5 shows the tested configuration of this implementation.

## Bi-Directional Port Operation

'Data1' is used as a data input bus, output bus, and partial address bus. Multiplexing the bus requires dynamic port configuration changes to make the port an input or an output as needed.

To configure a port pin as an input, its associated Port Configuration Register bit (PRTnCF.x) must be set to a '0', which makes it's output mode 'open-drain', and it's register latch bit (Pn.x) must be set to a '1', which makes it's output state 'hi-z'. For example, the following code configures all the pins of Port 0 as inputs:

```
mov PRT0CF, #00h ;Open-drain
                    ;output mode

mov 0, #ffh      ;high-impedance
```

This code configures all of Port 0's pins as push-pull outputs:

```
mov PRT0CF, #ffh ;Push-Pull output
```

The 'SRAM\_Read' routine (See "Software Example" on page 6) gives an example of changing the port direction. During the first phase of the routine, the 'DATA1' port is configured as an output to drive the least-significant address byte onto the port latch. In the second phase of the routine, the 'DATA1' port is configured as an input to read the value from the external SRAM.

## Signals and Connections

Figure 1 shows a block diagram of the hardware connections between the C8051 MCU, SRAM, and address latch. The entire schematic is shown in

Figure 4. The connections, designations, and signal names are as follows:

The multiplexed address/data bus 'AD[7..0]', designated 'DATA1' in the example code support the lower 8 bits of the address and the 8 bits of data. This configuration allows the lower address lines to be held by the '573 latch while the SRAM and C8051 transfer data, such that 8 additional ports for data transfer are not necessary.

'A[15..8]', designated 'ADDR' in the example code, supply the upper 8 bits of the address.

'A16', also designated 'A16' in the example code, acts as a bank select between the two 64 Kbyte banks. A '0' is bank one and '1' is bank two.

'RD', 'WR', 'ALE', and 'CS' are control signals and have the same corresponding names in the example code. 'RD' is the read strobe (operates active low). 'WR' is the write strobe (operates active low). 'ALE' is the address latch signal that holds the lower 8 address bits during data transfer. 'CS' is the SRAM chip select (operates active low).

## Software Operation

The three software routines used to access the SRAM are 'SRAM\_Init', 'SRAM\_Read', and 'SRAM\_Write'.

The 'SRAM\_Init' routine initializes the SRAM interface logic and port configurations. This routine is only called in the initialization sequence of the device. This routine assumes that the crossbar has already been enabled (XBR2.6 = '1'). For example:

```
mov XBR2, #40h ;enable Crossbar
acall SRAM_Init ;initialize SRAM
```

The 'SRAM\_Read' routine reads a byte from the external SRAM. To use this routine, load DPTR with the sixteen-bit address to be read, call 'SRAM\_Read', and the routine returns in ACC the

data at the address pointed to by DPTR. For example:

```
mov DPH, #00h    ;load addr high
mov DPL, #00h    ;load addr low
acall SRAM_Read  ;perform read
                ;data is returned
                ;in ACC
```

The 'SRAM\_Write' routine writes the byte in ACC to the external SRAM at the address pointed to by DPTR. To use this routine, load ACC with the data to be written, load DPTR with the 16-bit address, and call 'SRAM\_Write'. For example:

```
mov DPH, #00h ;load addr high
mov DPL, #00h ;load addr low
mov a, #55h   ;load value to write
acall SRAM_Write ;perform write
```

The main program in the example code section outlines how to write to and read from every byte in the external 128 Kbyte SRAM. The program writes a byte to external RAM, reads that address location, and verifies the value read is the same as the written value. The program then proceeds to the next address space and continues until the entire 64K bank has been written to. Once the lower bank has been written the program switches to the upper bank by setting the 'A16' bit (see the "Constants and Declarations" section in the software example). The routine then performs the same read, write, and verify operation for every byte in the upper bank.

## Timing Description

Figure 2 and Figure 3 show timing waveforms for reads and writes respectively, as implemented by the example code. Table 1 shows the timing values for these figures.

### Read Timing Notes

't<sub>RDSU</sub>' (Table 1) refers to the time period from when the read strobe is activated to when the data

is valid. The corresponding code lines for this sequence are:

```
clr RD      ;activate READ strobe
;NOP        ;add NOPs to extend tRDSU
mov a, DATA ; read the data
setb RD     ; de-assert READ strobe
```

It may be necessary to add NOP instructions after the 'clr RD' instruction as shown above to extend 't<sub>RDSU</sub>' in order to meet the setup time of the SRAM.

### Write Timing Notes

As shown in Table 1, 't<sub>WR</sub>' refers to the '/WR' pulse width. The following code sequence executes the pulse.


```
clr WR      ; activate WRITE strobe
;NOP        ; add NOPs to extend tWRSU
setb WR     ; de-assert WRITE strobe
```

It may be necessary to add NOP instructions after the 'clr WR' instruction as shown above to extend 't<sub>WR</sub>' in order to meet the setup time of the SRAM.


## Performance

This multiplexed parallel interface implementation achieves high throughput performance with moderate Port I/O consumption. A byte-read operation or byte-write operation, each takes 34 SYSCLK cycles from procedure entry point to return-from-call inclusive, which takes 1.7  $\mu$ s with a 20 MHz SYSCLK. This achieves a maximum transfer rate of 588K bytes per second. A 64K bank can be filled in 137  $\mu$ s.

**Figure 2. Read Cycle Timing Waveform**




**Figure 3. Write Cycle Timing Waveform**



**Table 1. Read and Write Cycle Timing**

Symbol	Parameter	Cycles	Time SYSCLK = 20MHz
<b>READ CYCLE</b>			
$t_{ALE}$	Latch Pulse Width	2	100ns
$t_{RDSU}$	Data Setup Time	2	100ns
<b>WRITE CYCLE</b>			
$t_{ALE}$	Latch Pulse Width	2	100ns
$t_{WASU}$	Address Setup Time	3	300ns
$t_{WDSU}$	Data Setup Time	4	200ns
$t_{WR}$	Write Pulse Width	2	100ns

Figure 4. Tested Configuration of C8051F000, 128k x 8 SRAM, and Address Latch



## Software Example

```
;-----  
; Copyright (C) 2000 CYGNAL INTEGRATED PRODUCTS, INC.  
; All rights reserved.  
;  
;  
; FILE NAME      : Sram.ASM  
; TARGET MCU     : C8051F000  
; DESCRIPTION    : External Sram read/write verification routine for  
;                  IDT 71V124SA.  
;  
;  
;-----  
; EQUATES  
;-----  
  
$NOLIST  
$MOD8F000  
$LIST  
  
;-----  
; Constants and Declarations  
;-----  
  
DATA1      EQU     P3           ; port for DATA pins(AD7..0)  
DATA1CF     EQU     PRT3CF      ; port configuration register for DATA  
ADDR        EQU     P2           ; port for ADDR pins(A15..8)  
ADDR1CF     EQU     PRT2CF      ; port configuration register for ADDR  
A16         EQU     P1.5        ; upper address bit(address bank select)  
RD          EQU     P1.4        ; READ strobe (activelow)  
WR          EQU     P1.3        ; WRITE strobe (activelow)  
ALE         EQU     P1.2        ; address latch signal(active low)  
CS          EQU     P1.1        ; SRAM chip select(active low)  
  
;-----  
; VARIABLES  
;-----  
  
;-----  
; RESET and INTERRUPT VECTORS  
;-----  
; Reset Vector  
  
    org     00h  
    ljmp    Main  
  
;-----  
; MAIN PROGRAM CODE  
;-----  
  
    org     0B3h  
Main:  
  
    ; Disable the WDT. (IRQs not enabled at this point.)  
    ; if interrupts were enabled, we would need to explicitly disable  
    ; them so that the following two instructions were guaranteed to
```

```

; to execute within 4 clock cycles of each other.
mov     WDTCN, #0DEh
mov     WDTCN, #0ADh

; Set up the XBar.
mov     XBR2, #40h           ; Weak pull-ups, XBAR enabled.
lcall   SRAM_Init           ; Initialize SRAM

mov     R0, #0ffh
mov     DPH, #00h           ; initialize 16bit address
mov     DPL, #00h           ;
mov     a, R0               ; load write value

; Loop will write a value to ram, read it, then verify the value
loop:
lcall   SRAM_Write          ; write to sram
clr     a                   ; clear load value
lcall   SRAM_Read           ; read same address
cjne    a, 00h, error
inc     dptr                ; next address
mov     a, DPH              ; check dptr for finished
orl     a, DPL              ;
jz      bldone              ; we are finished with the first 64k bank
; if dptr rolls over
mov     a, R0               ; reload write value
jmp     loop                ; write; read; and verify again

bldone:
orl     P1, #00111010b      ; change to bank 2
mov     R0, #0ffh
mov     DPH, #00h           ; initialize 16bit address
mov     DPL, #00h           ;
mov     a, R0               ; load write value

; Loop will write a value to ram, read it, then verify the value
loop1:
lcall   SRAM_Write          ; write to sram
clr     a                   ; clear load value
lcall   SRAM_Read           ; read same address
cjne    a, 00h, error
inc     dptr                ; next address
mov     a, DPH              ; check dptr for finished
orl     a, DPL              ;
jz      b2done              ; we are finished with the first 64k bank
; if dptr rolls over
mov     a, R0               ; reload write value
jmp     loop1               ; write; read; and verify again

b2done:  jmp     $           ;
error:   jmp     $           ; a verification error has occurred

;-----
; SRAM_Init
;-----
; This routine initializes the SRAM interface logic. Must be called once

```

```
; before any SRAM_Read or SRAM_Write operations, typically as part of the
; reset sequence. This routine assumes that the crossbar has already been
; enabled (XBR2.6 = '1').
;
```

SRAM\_Init:

```
mov  DATACF, #00h      ; Enable Port3 (DATA) as an input bus
mov  DATA1, #0ffh
mov  ADDRCF, #0ffh      ; Enable Port2 (ADDR) as an output
mov  ADDR, #0ffh        ; driven high ($ff)
orl  PRT1CF, #00111110b ; enable P1.7..3 as outputs
anl  P1, #11011011b     ; A16 = '0'; ALE = '0' bank 1
orl  P1, #00011010b     ; RD, WR, CS = '1'
ret
```

```
;-----
```

; SRAM\_Read

```
;-----
```

```
; This routine reads from the external SRAM. Specifically, it returns
; in ACC the data at the address pointed to by DPTR. Bank select
; (manipulation of A16) is not handled here.
;
```

SRAM\_Read:

```
clr  CS                ; select external SRAM
mov  ADDR, DPH          ; force external address A15..A8
mov  DATACF, #0ffh    ; enable AD7..0 as outputs
mov  DATA1, DPL        ; force external address A7..A0
setb ALE                ; latch the address
clr  ALE
mov  DATACF, #00h      ; enable AD7..0 as inputs
mov  DATA1, #0ffh
clr  RD                ; activate READ strobe
mov  a, DATA1          ; read the data (note: setup time for OE-based
                        ; reads is 45ns for this SRAM. At SYSCLK
                        ; = 20MHz, this move takes 2 clock cycles, or
                        ; 50ns * 2 = 100ns.
setb RD                ; de-assert READ strobe
setb CS                ; de-select SRAM
ret
```

; Totals for a read are:

; 30 bytes, 34 cycles.

```
;-----
```

; SRAM\_Write

```
;-----
```

```
; This routine writes a byte to the external SRAM. Specifically, it writes
; the byte in ACC to the address pointed to by DPTR. Bank select
; (manipulation of A16) is not handled here.
;
```

SRAM\_Write:

```
clr  CS                ; select external SRAM
mov  ADDR, DPH          ; force external address A15..A8
mov  DATACF, #0ffh    ; enable AD7..0 as outputs
mov  DATA1, DPL        ; force external address A7..A0
setb ALE                ; latch the address
clr  ALE
```



```
mov    DATA1, a           ; present the data to the DATA bus
clr    WR                  ; activate WRITE strobe
setb   WR                  ; de-assert WRITE strobe
                        ; note: this results in a write pulse width
                        ; of 100ns with a 20MHz sysclk. The minimum
                        ; width for this SRAM is 60ns.

mov    DATACF, #00h       ; enable AD7..0 as inputs
mov    DATA1, #0ffh
setb   CS                  ; de-select SRAM
ret

;-----
; End of file.

END
```

## Contact Information

Silicon Laboratories Inc.  
4635 Boston Lane  
Austin, TX 78735  
Tel: 1+(512) 416-8500  
Fax: 1+(512) 416-9669  
Toll Free: 1+(877) 444-3032  
Email: [productinfo@silabs.com](mailto:productinfo@silabs.com)  
Internet: [www.silabs.com](http://www.silabs.com)

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.