

25 MIPS, 16 kB Flash, 24-pin Mixed-Signal MCU

Analog Peripherals 10-bit DAC (Current Mode)

Comparator

- Programmable hysteresis and response time
- Configurable to generate interrupts or reset
- Low current

On-Chip Debug

- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
- Provides breakpoints, single stepping, watchpoints
- Inspect/modify memory, registers, and stack
- Superior performance to emulation systems using ICE-chips, target pods, and sockets

Supply Voltage: 2.7 to 3.6 V

Temperature Range: -40 to +85 °C

High-Speed 8051 µC Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 25 MIPS throughput with 25 MHz clock
- Expanded interrupt handler

Memory


- 768 bytes data RAM
- 16 kB Flash; in-system programmable in 512 byte sectors (512 bytes are reserved)

Digital Peripherals

- 21 port I/Os: all are 5 V tolerant
- Hardware SMBus™ (I²C™ compatible), SPI™, and crystaless-UART serial ports available concurrently
- Programmable 16-bit counter/timer array with three capture/compare modules, WDT
- 4 general-purpose 16-bit counter/timers
- Timer with real-time clock mode
- Clock sources
- Two internal oscillators:
 - Precision 24.5 MHz, 2% accuracy over V_DD and temperature
 - 80 kHz low frequency, low-power
- External oscillator: Crystal, RC, C, or Clock (1 or 2 pin modes)
- Can switch between clock sources on-the-fly
- Suspend mode for maximum power savings with fast wake-up (<1 us)

Package

- 24-pin QFN




25 MIPS, 16 kB Flash, 24-pin Mixed-Signal MCU



Selected Electrical Specifications ($T_A = -40$ to +85 C°, $V_{DD} = 2.7$ V unless otherwise specified)

	Conditions	Min	Тур	Max	Units						
Global Characteristics											
Supply Voltage			_	3.6	V						
Supply Current with CPU Active	Clock = 25 MHz Clock = 1 MHz Clock = 80 kHz; V _{DD} monitor disabled Clock = 32 kHz; V _{DD} monitor disabled		TBD TBD TBD TBD	_ _ _ _	mA mA μA μA						
Supply Current (shutdown)	Oscillator off; V _{DD} monitor disabled	_	TBD	_	μA						
Clock Frequency Range			_	25	MHz						
Internal Oscillators											
Frequency (OSC0)			24.5	25.0	MHz						
Frequency (OSC1)			80	_	kHz						
Comparator											
Response Time Mode0	(CP+) – (CP–) = 100 mV	_	TBD	_	μs						
Current Consumption Mode0			TBD	_	μA						
Response Time Mode1	(CP+) – (CP–) = 100 mV	_	TBD	_	μs						
Current Consumption Mode1			TBD	_	μA						
Response Time Mode2	(CP+) – (CP–) = 100 mV	_	TBD	_	μs						
Current Consumption Mode2			TBD	_	μA						
Response Time Mode3	(CP+) – (CP–) = 100 mV	_	TBD	_	μs						
Current Consumption Mode3			TBD	_	μΑ						

QFN-24 Package Information



Dimension	Millimeters			Dimension	Millimeters		
	Min	Nom	Max		Min	Nom	Max
Α	0.80	0.85	0.90	E2	2.00	2.10	2.20
A1	0.00	0.02	0.05	L	0.30	0.40	0.50
b	0.18	0.25	0.30	L1	0.03	0.05	0.08
С	0.19	0.24	0.29	aaa	_	_	0.10
D	4.00 BSC.			bbb	_	_	0.10
D2	2.00	2.10	2.20	ccc	_	_	0.08
е	0.50 BSC.			ddd	_	_	0.10
f	0.27 BSC			eee	_	_	0.10
Е	4	1.00 BSC					

C8051F339DK Development Kit

