

CACHE OPTIMIZATIONS FOR C8051F12X

Relevant Devices

This application note applies to the following devices: C8051F120, C8051F121, C8051F122, C8051F123, C8051F124, C8051F125, C8051F126, and C8051F127.

Introduction

The C8051F12x family of devices have a branch target cache and prefetch engine to provide optimal performance at operating frequencies up to 100 MHz.

This application note describes:

- How to preload branch targets into the cache to ensure minimal and deterministic latency. This is useful for applications requiring low latency interrupt service routines.
- How to cache sections of code to allow code execution during FLASH write and erase operations. This allows data logging applications to respond to interrupts during log updates.
- How to perform FLASH block writes to increase the effective FLASH write rate. This is useful for storing large amounts of data in nonvolatile memory.

Key Points

- For most applications, the cache control registers should be left in their reset states.
- The branch target cache allows the CIP-51 core to execute instructions while FLASH write and erase operations are taking place.

Overview

The CIP-51 core implements a two stage pipeline for fetching and executing instructions. Figure 1 shows how the pipeline handles one and two cycle instructions.

Figure 1. CIP-51 Instruction Execution

Fetch A	Fetch B0	Fetch B1	Fetch C	
	Decode + Execute	Decode	Execute	Decode + Execute
	Α	В	В	C
-	1 / SYSCLK	←	•	

A and C are one byte, one cycle instructions B is a two byte, two cycle instruction The CIP-51 can fetch instructions from the cache, prefetch engine, or FLASH, as shown in Figure 2. Instructions found in the cache or the prefetch engine can be accessed in one instruction cycle. This is called a "cache hit". "Cache misses" occur when instructions are not found in the cache or the prefetch engine. Each "cache miss" can cause the CIP-51 to stall for at least 40ns (4 clock cycles if FLASH read timing bits in the FLSCL register are set for 100 MHz operation, 2 clock cycles if FLASH read timing is set for 50 MHz, etc.) while the current instruction is read from FLASH.

Due to the operation of the Prefetch Engine, cache misses cannot occur when executing linear code. They can only occur when a branch, jump, or call is taken.

FLASH in the C8051F12x series is accessed in 4-byte segments aligned on multiples of 4 (i.e. the address of the first byte in the segment ends in 00b and the address of the last byte in the segment ends in 11b). The prefetch engine keeps the CIP-51 pipeline full when running linear code (code without any jumps or taken branches). After the CIP-51 receives a 4-byte segment to decode and execute, the prefetch engine immediately starts fetching the next 4-byte segment from FLASH. This allows the CIP-51 to execute linear code at full speed.

As data is read from FLASH by the prefetch engine and provide to the CPU, it is checked for the criteria necessary for instructions to be cached. Cached instructions remain in the cache until the cache is

flushed or they are replaced with new data. The Cache Control (CCH0CN) and Tuning (CCH0TN) registers allow the user to specify cache criteria and select a cache replacement algorithm, respectively.

Preloading Branch Targets into the Cache

Most branch targets will be cached the first time they are encountered. However, to ensure a "cache hit" on select code branches, branch destinations may be preloaded and locked in the cache to minimize latency when the branch is taken. In 'C', code branches can occur on function calls, interrupts, *if*, *if-else*, *do*, *while*, *for*, *goto*, and *switch* statements.

Locking branch destinations in the cache is accomplished by setting the CHPUSH bit (CCH0LC.7) to a '1' and issuing a MOVC instruction than targets the desired address in FLASH. This operation is called a "cache push". When a FLASH address is pushed, the 4-byte segment at the pushed address is written to the next available unlocked slot, pointed to by the CHSLOT pointer (CCH0LC[5:0]). The CHSLOT pointer is automatically decremented after each cache push. When CHSLOT reaches 000000b (all cache slots have been locked), the entire cache is unlocked.

It is important to note that "pushed" (locked) cache slots are never replaced by the cache engine. All "non-pushed" (unlocked) slots are used by the cache engine in its standard operation. If desired,




Figure 2. Branch Target Cache Data Flow

SILICON LABORATORIES

pushed cache slots can be freed by issuing a "cache pop" operation. A "cache pop" operation is accomplished by setting the CHPOP bit (CCH0LC.6) to a '1' and issuing a MOVC instruction. This operation increments the CHSLOT pointer and unlocks the most recently locked cache location. Note that a "cache pop" should not be initiated if CHSLOT is equal to 111110b.

If the branch destination being pushed is aligned on a 4-byte boundary, (the LSBs of the address of the first instruction are 00b), as shown in Figure 3, then only the 4-byte segment containing the first instruction needs to be locked in the cache in order to ensure no further miss penalties. If the target address is not aligned on a 4-byte boundary, then the first two 4-byte segments of the branch destination need to be locked in the cache to ensure that the CIP-51 will not stall until the next branch is encountered.

This optimization is especially important when trying to achieve deterministic response latency for an Interrupt Service Routine (ISR). Software Example 1 shows how to verify that branch targets have been cached properly by measuring the response latency of an ISR.

Example 1: Verifying that Branch Targets Have Been Cached

There are two approaches to verifying that branch targets have been cached. One method is to read the Cache Miss Accumulator (CCH0MA[6:0]) before and after executing the segment of code in question. If the Cache Miss Accumulator value increases, then some branch targets were not properly cached.

A more creative method that also demonstrates the effect of "cache misses" on ISR latency uses the on-chip debug capabilities and an unused timer. The timer is configured to count SYSCLKs and service an interrupt on overflow. If a breakpoint is placed on the first instruction of the timer interrupt, the value of the timer when the breakpoint is reached is the number of SYSCLK cycles taken to enter the ISR after the overflow event has occurred. The software for this example is found at the end of this note.

The *main()* routine in this example locks Timer0_ISR's entry point in the cache then sets the CIP-51 in Idle mode waiting for the interrupt. The CPU wakes up when the Timer 0 overflow flag is

If entry point is aligned on a multiple of 4, only cache the first 4-byte segment CLR TF0 MOV DPTR, #C000h CPL LED INC_{R2} 0x4000 0x4005 0x4001 0x4002 0x4003 0x4004 0x4006 0x4007 Isb: 00b Isb: 01b Isb: 10b lsb: 11b Isb: 00b Isb: 01b Isb: 10b Isb: 11b CLR TF0 **CPL LED** MOV DPTR, #C000h If entry point is not aligned on a multiple of 4, cache the first two 4-byte segments

Figure 3. FLASH Segment Alignment



set and vectors to the TimerO_ISR. This happens in 10 SYSCLK cycles (6 cycles to reach the interrupt vector and 4 cycles for the LJMP to the ISR entry point) if both the interrupt vector and the interrupt entry point have been locked in the cache properly.

If the interrupt vector and the ISR entry point have not been cached properly, it may take up to 16 SYSCLK cycles to reach the first instruction of the ISR, depending on the contents of the cache and the FLASH read timing register (FLSCL). Since the TimerO_ISR entry point is automatically cached when it is called, it is probable that the latency will only be non-minimal the first time the ISR is called. However, data that is cached by hardware may be replaced by the cache engine during normal operation.

Executing Code During FLASH Write and Erase Operations

C8051F12x devices have the capability of writing to FLASH memory from application code. During FLASH write and erase operations, the FLASH is taken off-line and is unavailable for read operations, which include instruction fetches and data reads. If the CPU attempts a FLASH read operation while the FLASH is off-line, the CPU is stalled until the FLASH operation has completed. Any interrupts which occur when the CPU is stalled are held pending and are serviced in priority order when the CPU resumes operation.

The cache on C8051F12x devices allows the CPU to execute code during FLASH write and erase operations. Because instruction and data fetches from the cache do not require access to FLASH memory, the CPU does not go off-line when a FLASH write or erase operation is initiated. However, all program code and data that is requested by the CPU during the FLASH operation must reside in the cache to keep it from stalling.

Many data logging applications require servicing interrupts while a FLASH log is updated. There are two requirements for servicing an interrupt during FLASH write and erase operations. First, all enabled interrupts should have their interrupt service routines pre-loaded in the cache to prevent the CPU from stalling during the FLASH write or erase operation. Second, the PC counter should be confined to a finite number of cached instructions for the duration of the FLASH operation. This prevents the CPU from going off-line during the FLASH operation.

A good way to contain the PC counter is by polling FLBUSY (FLSTAT.0) after the FLASH operation



is initiated as shown in Figure 4. FLBUSY will go low once the FLASH write or erase operation has completed. When using this technique, make sure that the code that polls FLBUSY after every FLASH operation is cached. The code in Figure 4 is placed inside a function and cached during device initialization, as described below in Example 2.

Example 2: Pre-loading an ISR in the Cache

Preloading an ISR in the cache involves caching all FLASH bytes that have the possibility of being requested by the CIP-51 in order to service an interrupt. This includes the interrupt vector, all opcode bytes in the ISR, and any data constants required by the ISR. This example shows how to preload and lock the Timer 0 interrupt service routine shown in Figure 5 into the cache. The software for this example is included at the end of this note.

Figure 5. Timer 0 Interrupt Service Routine

```
void Timer0_ISR (void) interrupt 1 {
   TF0 = 0;// Clear Overflow Flag
   LED = ~LED;// Toggle LED
}
```

The three pieces of information needed to lock an ISR in the cache are the interrupt number, address of the ISR entry point, and the ISR length. In this example, the *Cache_ISR()* routine takes these three parameters as arguments and locks an ISR in the cache.

The interrupt number is used to determine the interrupt vector address to cache. The address of the interrupt vector is calculated using Equation 1. Most 'C' compilers insert an LJMP instruction at the interrupt vector instead of locating the ISR entry point at the interrupt vector address. Because all interrupt vectors start at the third byte of a 4-byte FLASH segment (the LSBs of the vector address are 10b), two cache pushes are necessary to lock the 3-byte LJMP instruction.

Equation 1. Calculating the Interrupt Vector Address from the Interrupt Number

Interrupt Vector Address = (Interrupt Number \times 8) + 3

When programming in C, the function name evaluates to the address of the first byte in the function. The first and second parameters of the *Cache_ISR()* routine are the starting address and

Figure 4. Polling FLBUSY After a FLASH Write or Erase Operation

```
EA = 0;
                                    // Disable Global Interrupts
SFRPAGE = LEGACY PAGE;
FLSCL \mid = 0 \times 01;
                                    // Enable FLASH writes/erases
PSCTL = 0x01;
                                    // MOVX writes FLASH byte
*pwrite++ = dat;
                                    // Initiate FLASH write (generate MOVX write)
SFRPAGE = LEGACY PAGE;
PSCTL = 0x00;
                                    // MOVX targets XRAM
FLSCL &= \sim 0 \times 01;
                                    // Disable FLASH writes/erases
                                    // Enable global interrupts
EA = 1:
SFRPAGE = CONFIG PAGE;
                                    // Any interrupts with preloaded ISRs may be
while (FLBUSY);
                                    // serviced while the CPU is in this loop
```



length of the ISR. Figure 6 shows a *Cache_ISR()* function call that caches the Timer 0 ISR in this example. The interrupt service routine length may be obtained from the linker MAP (.M51) file for the project. Refer to the example (.M51) listing file in Linker/Locator chapter of the KEIL Assembler/Linker manual, available in PDF format from the *Help* menu of the Cygnal IDE, for more information on how to read MAP (.M51) files.

FLASH Block Writes

FLASH block writes allow writing up to four sequential FLASH bytes at once. FLASH block writes are enabled when CHBLKW (CCH0CN.0) is set to '1'.

FLASH blocks in code space consist of 4 adjacent FLASH bytes and are always aligned on multiples of 4 (i.e. the LSBs of the addresses must be 00b, 01b, 10b, and 11b). When a byte with address ending in 00b, 01b, or 10b is written, it is cached until a byte ending in 11b is written. The FLASH block write operation is initiated when the byte ending in 11b is written. In the Scratchpad area, FLASH blocks consist of 2 adjacent FLASH bytes and are aligned on multiples of two. The FLASH block write is performed when the byte with address ending in 1b is written.

FLASH Write Throughput

When storing a large array of data in FLASH, turning on FLASH block writes can decrease the time needed to copy the array by a factor of four. Table 1 compares the FLASH write throughput between different methods of writing to FLASH.

Table 1. FLASH Write Throughput

FLASH Write Method	Throughput (KB/Sec)
Standard FLASH Byte Write to Scratchpad or Program Code	16.3
FLASH Block Write to Scratchpad	32.6
FLASH Block Write to Program Code	65.1

FLASH Block Write Considerations

FLASH block writes should only be used when writing **sequential** FLASH bytes. The reason for this is that the hardware only checks the 2 LSBs of the cached bytes. Also, the FLASH block write operation always targets the 4-byte FLASH segment containing the byte with address ending in

Figure 6. Calling the Cache_ISR() Routine



11b. Figure 7 shows an example of how data may be lost if FLASH block writes are enabled and FLASH writes do not target sequential memory locations.

Example 3: Storing an XRAM Image in FLASH

This example demonstrates using FLASH block writes to copy an array of data from RAM to non-volatile memory. The routines provided in this example can be used to implement an application which captures an image of RAM on power down and restores the contents of RAM on power up. In this type of application, FLASH write time is crucial because the system only has a limited time to


capture a RAM image after detecting a power failure.

In this example the *IMAGE_Capture()* routine writes the contents of XRAM to an array in FLASH. Since the FLASH array is written sequentially, FLASH block writes are used to decrease the time required to capture an image.

The *IMAGE_Capture()* routine uses a MOVX read to access data from XRAM and a MOVX write to store the data in FLASH. Since MOVX reads always target XDATA space and not FLASH, the *IMAGE_Capture()* routine may be optimized by placing the code that enables and disables FLASH writes outside the *for* loop (see the Example 3 code


Figure 7. Consequences of Writing to Non-Sequential FLASH Locations when FLASH Block Writes are Enabled

0. FLASH page located at 0x1000 is erased.



Initial value of FLASH page 0x1000.

1. The value 0xAA is written to FLASH location 0x1000.



0xAA is cached in the FLASH Write Slot.

| 0x1000 | FF |
|--------|----|----|----|----|----|----|----|----|
| 0x1008 | FF |
| 0x1010 | FF |

FLASH page 0x1000 is not changed.

2. The value 0xBB is written to FLASH location 0x1001.



0xBB is cached in the FLASH Write Cache Slot.

| 0x1000 | FF |
|--------|----|----|----|----|----|----|----|----|
| 0x1008 | FF |
| 0x1010 | FF |

FLASH page 0x1000 is not changed.

3. The value 0xCC is written to FLASH location 0x1009.


0xAA	0xCC	0xFF	0xFF

0xCC is cached in the FLASH Write Slot overwriting the data from the previous FLASH write.

| 0x1000 | FF |
|--------|----|----|----|----|----|----|----|----|
| 0x1008 | FF |
| 0x1010 | FF |

FLASH page 0x1000 is not changed.

4. The value 0xDD is written to FLASH location 0x1013.



A FLASH block write copies the contents of the FLASH Write Cache Slot to FLASH locations 0x1030 through 0x1033. All bytes in the FLASH Write Cache Slot are set to 0xFF after the block write is complete.

	,							
0x1000	FF							
0x1008	FF							
0x1010	AA	СС	FF	DD	FF	FF	FF	FF

The FLASH Bytes 0x1000, 0x1001, and 0x1009 were not written and 0x1010 and 0x1011 were corrupted.



at the end of this note). Caching the *IMAGE_Capture()* routine using techniques described earlier in this note will also decrease the time needed to capture an image of XRAM.

Example 4: Real-Time Non-Volatile Data Capture

This example combines several of the techniques discussed in this note to store 8-bit ADC samples in FLASH. The maximum ADC sampling rate in this example is limited by FLASH write time.

Determining the Maximum Sampling Rate

In this example SYSCLK is 49.76 MHz (we assume 50 MHz to make the math easier). A FLASH block write takes up to 60 μ s to write four consecutive bytes to FLASH. The maximum byte write rate is (1/60 μ s x 4 = 66.6 kHz). We will choose 65 kHz for simplicity. Because we are sampling 8-bit data, the ADC sampling rate is also set to 65 kHz.

Achieving the Maximum Sampling Rate

To achieve a 65 kHz FLASH write rate, the next 4 ADC samples should be ready to write to FLASH as soon as the current FLASH operation is complete. This is accomplished by executing code exclusively from the cache once the capture operation has started. This allows FLASH write operations to occur back to back.



Software Examples

Example 1:

```
//----
// Cache Example 1.c
//-----
// Copyright 2002 Cygnal Integrated Products, Inc.
// AUTH: FB
// DATE: 21 NOV 02
// This example shows how to cache an ISR entry point to achieve deterministic
// latency. The Cache ISR Entry() function call may be commented out or compiled
// to compare the difference between cached ISR entry points verses ISRs which
// do not have their entry points cached.
// TimerO is configured to count SYSCLKs, and service an interrupt on
// overflow. If a breakpoint is placed on the first instruction of TimerO ISR,
// the value of the timer when the breakpoint is reached is the
// number of SYSCLK cycles taken to enter the ISR after the overflow event
// has occurred.
//
// This program uses the the 24.5 MHz internal oscillator multiplied by two
// for an effective SYSCLK of 49 MHz.
// Target: C8051F12x
// Tool chain: KEIL C51 6.03 / KEIL EVAL C51
//-----
// Includes
#include <c8051f120.h>
                                 // SFR declarations
                                 // printf() and getchar()
#include <stdio.h>
//-----
// 16-bit SFR Definitions for `F12x
= 0x82;
sfr16 ADC0 = 0vb
                                 // data pointer
                                 // ADC0 data
sfr16 ADCOGT = 0xc4;
                                 // ADC0 greater than window
sfr16 ADCOLT = 0xc6;
                                // ADC0 less than window
sfr16 RCAP2 = 0xca;
                                // Timer2 capture/reload
sfr16 RCAP3 = 0xca;
                                // Timer3 capture/reload
                                 // Timer4 capture/reload
sfr16 RCAP4 = 0xca;
                                 // Timer2
sfr16 TMR2
           = 0xcc;
                                 // Timer3
sfr16 TMR3
            = 0xcc;
            = 0xcc;
sfr16 TMR4
                                 // Timer4
                                 // DAC0 data
sfr16 DAC0
            = 0xd2;
sfr16 DAC1
            = 0xd2;
                                 // DAC1 data
sfr16 PCA0CP5 = 0xe1;
                                 // PCA0 Module 5 capture
                                 // PCA0 Module 2 capture
sfr16 PCAOCP2 = 0xe9;
sfr16 PCAOCP3 = 0xeb;
                                // PCA0 Module 3 capture
sfr16 PCA0CP4 = 0xed;
                                // PCA0 Module 4 capture
                                 // PCA0 counter
sfr16 PCA0
            = 0xf9;
```



```
sfr16 PCAOCPO = 0xfb;
                            // PCA0 Module 0 capture
sfr16 PCAOCP1 = 0xfd;
                            // PCA0 Module 1 capture
//-----
// Global CONSTANTS
//-----
#define TRUE 1
#define FALSE
               0
#define INTCLK 24500000
#define SYSCLK 49000000
                            // Internal oscillator frequency in Hz
                            // Output of PLL derived from (INTCLK*2)
sbit LED = P1^6;
                             // LED='1' means ON
sbit SW2 = P3^7;
                             // SW2='0' means switch pressed
#define Timer0 ISR NUM 1
                            // Timer0 interrupt number
//-----
// Function PROTOTYPES
//-----
void main(void);
void SYSCLK_Init(void);
void PORT_Init(void);
void Timer0 Init (void);
void Timer0 ISR (void);
void Cache ISR Entry (unsigned int start address,
                unsigned int interrupt number );
//-----
// MAIN Routine
//-----
void main (void)
  WDTCN = 0xde;
                            // disable watchdog timer
  WDTCN = 0xad;
  PORT Init ();
                             // initialize crossbar and GPIO
  SYSCLK Init ();
                             // initialize oscillator
                             // initialize Timer0;
  TimerO Init ();
  //Cache_ISR_Entry( (unsigned int) Timer0_ISR, Timer0_ISR_NUM);
  EA = 1;
  while(1){
    PCON \mid = 0x01;
                             // Put the CPU in idle mode. The CPU
                             // will only enter idle mode when
                             // running at full speed and will return
                             // to full operation when Timer0
                             // overflows. This instruction has no
                             // effect if the CIP-51 is in debug
                             // mode.
  }
}
```

```
//-----
// Timer0 ISR
//----
//
// This interrupt service routine toggles the LED when TimerO overflows.
//
void Timer0 ISR (void) interrupt 1 {
  TF0 = 0;
                                  // Clear TimerO overflow flag
  LED = \sim LED;
                                  // Toggle LED
}
//-----
// Cache ISR Entry
//-----
//
// This routine pushes and locks an interrupt vector and the first one or two
// 4-byte FLASH segments of an ISR entry point into the cache.
void Cache_ISR_Entry ( unsigned int start_address,
                     unsigned int interrupt number
  char SFRPAGE_SAVE = SFRPAGE;
                                 // Preserve current SFR page
  char EA SAVE = EA;
                                 // Preserve interrupt state
  unsigned char code* pread;
                                 // Pointer used to generate MOVC
                                  // instructions to initiate a cache
                                  // push operation
  unsigned char temp char;
                                 // Temporary char.
  // Set the read> pointer to the address of the interrupt vector.
  pread = ((interrupt number * 8) + 3);
  SFRPAGE = CONFIG PAGE;
                                 // Set SFR page
  EA = 0;
                                  // Disable Interrupts
  CCHOLC &= \sim 0 \times C0;
                                  // Clear the CHPUSH and CHPOP bits
  CCHOLC \mid = 0x80;
                                  // Enable cache pushes, MOVC instructions
                                  // will push 4-byte FLASH segments into
                                  // the cache
  // Check if there is enough room to cache the interrupt vector and the first
  // two 4-byte segments of the ISR entry point. When the two (or one) slot(s)
  // required to cache the ISR entry point and the two slots needed to cache the
  // interrupt vector (Total 4 slots) are subtracted from the CHSLOT pointer,
  // the result is the number of unlocked slots available.
  if ( ((CCHOLC & 0x3F) - 4) <= 0 ) {
     while (1);
                                  // Handle Error Condition.
                                  // Not enough room to cache ISR Entry Point
  }
  // Push the interrupt vector in the cache slot pointed to by CHSLOT.
  // An interrupt vector generated by the KEIL C51 compiler consists of a
  // 3-byte LJMP instruction. Since the LSBs of an interrupt vector address are
  // always 10b, the first two bytes of the LJMP instruction fall in the first
```



```
// 4-byte FLASH segment and the remaining byte of the instruction falls in the
  // second 4-byte segment. Two cache pushes are neccessary.
  temp char = *pread;
                                 // Push the first 4-byte segment (MOVC)
  temp_char = *(pread + 4);
                                 // Push the second 4-byte segment (MOVC)
  // If the first byte of the ISR is aligned on a multiple of 4 (i.e. the LSBs
  // of the first byte are 00b), then cache the first 4-byte segment. Otherwise,
  // cache the first two 4-byte segments.
  pread = (unsigned char code*) start_address;
                                 // Set contact// Set contact
                                 // interrupt service routine.
                                 // Push the first 4-byte segment (MOVC)
  temp char = *pread;
  if(start address & 0x03){
     temp char = *(pread + 4);
                                 // Push the second 4-byte segment (MOVC)
                                 // if the two LSBs of <start_address>
                                 // are not zero
  CCHOLC &= \sim 0 \times 80;
                                 // Clear CHPUSH to disable cache pushes.
  SFRPAGE = SFRPAGE SAVE;
                                 // Restore SFR page.
  EA = EA SAVE;
                                 // Restore interrupt state.
}
//-----
// Initialization Routines
//-----
//-----
// SYSCLK Init
//-----
// This routine initializes the system clock to use the internal oscillator
// at 24.5 MHz multiplied by two using the PLL.
//
void SYSCLK Init (void)
  int i;
                               // software timer
  char SFRPAGE SAVE = SFRPAGE;
                              // Save Current SFR page
  SFRPAGE = CONFIG PAGE;
                              // set SFR page
  OSCICN = 0x83;
                               // set internal oscillator to run
                               // at its maximum frequency
  CLKSEL = 0x00;
                               // Select the internal osc. as
                               // the SYSCLK source
  //Turn on the PLL and increase the system clock by a factor of M/N = 2
  SFRPAGE = CONFIG PAGE;
  PLLOCN = 0 \times 00;
                              // Set internal osc. as PLL source
  SFRPAGE = LEGACY PAGE;
                              // Set FLASH read time for 50MHz clk
  FLSCL = 0 \times 10;
                               // or less
  SFRPAGE = CONFIG PAGE;
```



```
// Enable Power to PLL
  PLLOCN \mid = 0 \times 01;
  PLLODIV = 0x01;
                              // Set Pre-divide value to N (N = 1)
  PLLOFLT = 0x01;
                              // Set the PLL filter register for
                              // a reference clock from 19 - 30 MHz
                              // and an output clock from 45 - 80~\mathrm{MHz}
  PLLOMUL = 0x02;
                              // Multiply SYSCLK by M (M = 2)
  for (i=0; i < 256; i++) ; // Wait at least 5us
  PLLOCN \mid = 0 \times 02;
                              // Enable the PLL
                              // Wait until PLL frequency is locked
  while(!(PLLOCN & 0x10));
                              // Select PLL as SYSCLK source
  CLKSEL = 0 \times 02;
  SFRPAGE = SFRPAGE SAVE;
                              // Restore SFR page
}
// PORT Init
//-----
//
// This routine configures the crossbar and GPIO ports.
void PORT_Init (void)
  char SFRPAGE_SAVE = SFRPAGE;
                             // Save Current SFR page
  SFRPAGE = CONFIG PAGE;
                              // set SFR page
        = 0 \times 00;
  XBR0
  XBR1
        = 0 \times 00;
  XBR2
        = 0x40;
                              // Enable crossbar and weak pull-up
  P1MDOUT |= 0x40;
                              // Set P1.6(LED) to push-pull
  SFRPAGE = SFRPAGE SAVE;
                              // Restore SFR page
}
//-----
// TimerO Init
//-----
//
// Configure Timer0 to count SYSCLKs in Mode 1 (16-bit timer).
void Timer0 Init (void)
  SFRPAGE = TIMER01 PAGE;
  TMOD &= \sim 0 \times 0 F;
  TMOD \mid = 0 \times 01;
                              // TMOD: TimerO, mode 1, 16-bit timer
  CKCON \mid = 0x08;
                              // Timer0 counts SYSCLKs
  ET0 = 1;
                              // Enable TimerO overflow interrupts
  TR0 = 1;
                              // Start Timer0
```



AN135

}

```
SFRPAGE = SFRPAGE_SAVE;  // Restore SFR page
```



Example 2:

```
//-----
// Cache Example 2.c
//-----
// Copyright 2002 Cygnal Integrated Products, Inc.
// AUTH: FB
// DATE: 21 NOV 02
// This example shows how to service interrupts during FLASH write operations.
// During device initialization, the FLASH ByteWrite NonBlocking() function
// and the Timer0 ISR() are locked in the cache. This allows Timer0 interrupts
// to be serviced while a FLASH write is taking place.
// This program uses the the 24.5 MHz internal oscillator multiplied by two
// for an effective SYSCLK of 49 MHz. This program also initializes and uses
// UART1 at <BAUDRATE> bits per second.
//
//
// Target: C8051F12x
// Tool chain: KEIL C51 6.03 / KEIL EVAL C51
//-----
// Includes
//-----
#include <c8051f120.h>
                             // SFR declarations
#include <stdio.h>
                             // printf() and getchar()
//-----
// 16-bit SFR Definitions for `F12x
//-----
        = 0x82;
sfr16 DP
                             // data pointer
sfr16 ADC0
           = 0xbe;
                             // ADC0 data
sfr16 ADCOGT = 0xc4;
                             // ADC0 greater than window
sfr16 ADCOLT = 0xc6;
                             // ADC0 less than window
sfr16 RCAP2 = 0xca;
                             // Timer2 capture/reload
sfr16 RCAP3 = 0xca;
                             // Timer3 capture/reload
                             // Timer4 capture/reload
sfr16 RCAP4 = 0xca;
          = 0xcc;
sfr16 TMR2
                             // Timer2
          = 0xcc;
                             // Timer3
sfr16 TMR3
                             // Timer4
sfr16 TMR4
          = 0xcc;
sfr16 DAC0
           = 0xd2;
                             // DACO data
sfr16 DAC1
           = 0xd2;
                             // DAC1 data
sfr16 PCA0CP5 = 0xe1;
                             // PCA0 Module 5 capture
sfr16 PCAOCP2 = 0xe9;
                             // PCA0 Module 2 capture
sfr16 PCAOCP3 = 0xeb;
                             // PCA0 Module 3 capture
sfr16 PCA0CP4 = 0xed;
                             // PCA0 Module 4 capture
sfr16 PCA0
        = 0xf9;
                             // PCA0 counter
sfr16 PCAOCPO = 0xfb;
                             // PCA0 Module 0 capture
sfr16 PCAOCP1 = 0xfd;
                             // PCA0 Module 1 capture
// Global CONSTANTS
//-----
#define TRUE
#define FALSE
```



```
#define INTCLK
                                  // Internal oscillator frequency in Hz
                 24500000
#define SYSCLK
                 49000000
                                  // Output of PLL derived from (INTCLK*2)
sbit LED = P1^6;
                                  // LED='1' means ON
                                  // SW2='0' means switch pressed
sbit SW2 = P3^7;
#define Timer0 ISR NUM 0x01
                                  // Timer0 interrupt number
#define Timer0 ISR LEN 0x05
                                  // Length of TimerO ISR in bytes
                                  // Check the MAP (*.M51) file for
                                  // this project.
#define FLASH_ByteWrite_NonBlocking_LEN 0x22
                                  // The number of bytes that will be
                                  // cached in the FLASH write routine.
//-----
// Function PROTOTYPES
//-----
void main(void);
void SYSCLK Init(void);
void PORT_Init(void);
void Timer0_Init (void);
void Timer0 ISR (void);
void Cache_ISR( unsigned int start_address,
               unsigned int interrupt length,
               unsigned int interrupt number );
void Cache Function (unsigned int start address, unsigned int length);
void FLASH_ByteWrite_NonBlocking ( unsigned char xdata* pwrite, unsigned char dat);
void FLASH PageErase(unsigned int address);
//-----
// MAIN Routine
void main (void)
  unsigned char xdata* data pwrite; // FLASH write and erase pointer
  unsigned char temp_char = 0x00;
                                 // Temporary char
                                  // Software counter
  int i;
  WDTCN = 0xde;
                                  // Disable watchdog timer
  WDTCN = 0xad;
  PORT Init ();
                                  // Initialize crossbar and GPIO
  SYSCLK_Init ();
                                  // Initialize oscillator
  Timer0_Init ();
                                  // Initialize Timer0;
  Cache Function ( (unsigned int) FLASH ByteWrite NonBlocking,
                              FLASH ByteWrite NonBlocking LEN );
  Cache ISR( (unsigned int) Timer0 ISR, Timer0 ISR LEN, Timer0 ISR NUM);
  FLASH PageErase(0x1000);
                                  // Erase the FLASH page at 0x1000
  pwrite = 0x1000;
                                  // Set FLASH write pointer to 0x1000
  EA = 1;
```



```
for(i = 0; i < 100; i++){
     // Write a byte to FLASH without blocking any cached ISRs (eq. Timer0 ISR)
     FLASH ByteWrite NonBlocking( pwrite++, temp_char++);
  }
  while (1);
}
//-----
// Timer0 ISR
//-----
// This interrupt service routine toggles the LED when TimerO overflows.
void Timer0 ISR (void) interrupt 1 {
  TF0 = 0;
                                 // Clear TimerO overflow flag
  LED = \sim LED;
                                 // Toggle LED
}
//-----
//-----
// This routine pushes and locks an entire ISR and its interrupt vector into
\ensuremath{//} the cache. This function assumes that the interrupt vector and ISR is
// located in the common area.
void Cache ISR(
              unsigned int start address,
               unsigned int interrupt length,
               unsigned int interrupt_number )
  char SFRPAGE SAVE = SFRPAGE;
                                 // Preserve current SFR page
  char EA SAVE = EA;
                                 // Preserve interrupt state
  unsigned char code* pread;
                                 // Pointer used to generate MOVC
                                 \ensuremath{//} instructions to initiate a cache
                                 // push operation
                                 // Temporary char.
  unsigned char temp char;
  SFRPAGE = CONFIG PAGE;
                                 // Set SFR page
  // Check if there is enough room to cache the ISR. When the number of
  // slots required by the ISR + interrupt vector are subtracted from
  // the CHSLOT pointer, the result is the number of unlocked slots available.
  if( ((CCHOLC & 0x3F) - (interrupt length/4 + 2)) <= 0){
                                 // Handle Error Condition.
     while (1);
                                 \ensuremath{//} Not enough room to cache ISR
  }
  // Set the read> pointer to the address of the interrupt vector.
  pread = ((interrupt_number * 8) + 3 );
```



```
EA = 0;
                                   // Disable Interrupts
  CCHOLC &= \sim 0 \times C0;
                                   // Clear the CHPUSH and CHPOP bits
  CCHOLC \mid = 0x80;
                                    // Enable cache pushes, MOVC instructions
                                    // will push 4-byte FLASH segments into
                                    // the cache
  // Push the interrupt vector in the cache slot pointed to by CHSLOT.
  // An interrupt vector consists of a 3-byte LJMP instruction and the
  // LSBs of the vector address are always 10b. One byte of the LJMP
  // instruction fall in the first 4-byte FLASH segment and the remaining
  // two bytes of the instruction falls in the second 4-byte segment.
  // Two cache pushes are neccessary.
  temp char = *pread;
                                   // Push the first 4-byte segment (MOVC)
  temp char = *(pread + 4);
                                   // Push the second 4-byte segment (MOVC)
  // Push the interrupt service routine in the cache. The interrupt starts
  // at <START LABEL> and is <interrupt length> bytes long.
  pread = (unsigned char code*) start address;
                                    // Set // Set of the
                                    // interrupt service routine.
  while( pread < start address + interrupt length ) {</pre>
                                   // Push a 4-byte segment (MOVC)
     temp char = *pread;
     pread += 4;
                                   // Increment other next
                                    // segment.
  }
  CCHOLC &= \sim 0 \times 80;
                                   // Clear CHPUSH to disable cache pushes.
  SFRPAGE = SFRPAGE SAVE;
                                   // Restore SFR page.
  EA = EA SAVE;
                                   // Restore interrupt state.
}
//-----
// Cache_Function
//
// This routine pushes and locks a function into the cache. This routine
// assumes that the function is located in the common area.
//
void Cache Function (unsigned int start address, unsigned int length)
  char SFRPAGE SAVE = SFRPAGE;
                                  // Preserve current SFR page
  char EA SAVE = EA;
                                   // Preserve interrupt state
  unsigned char code* pread;
                                   // Pointer used to generate MOVC
                                    // instructions to initiate a cache
                                    // push operation
  unsigned char temp char;
                                   // Temporary char.
```



```
SFRPAGE = CONFIG PAGE;
                                                                                // Set SFR page
      // Check if there is enough room to cache the function. When the number of
      // slots required to cache the function is subtracted from
      // the CHSLOT pointer, the result is the number of unlocked slots available.
      if( (CCHOLC & 0x3F) - (length/4) <= 0){
            while (1);
                                                                                 // Handle Error Condition.
                                                                                 // Not enough room to cache function
      // Set continuous conti
      pread = (unsigned char code*) start address;
      EA = 0;
                                                                                 // Disable Interrupts
      CCHOLC &= \sim 0 \times C0;
                                                                                 // Clear the CHPUSH and CHPOP bits
      CCH0LC |= 0x80;
                                                                                 // Enable cache pushes, MOVC instructions
                                                                                 // will push 4-byte FLASH segments into
                                                                                 // the cache
      // Push the function in the cache. The interrupt starts
      // at <START LABEL> and is <length> bytes long.
      while( pread < start_address + length ) {</pre>
           temp char = *pread;
                                                                                // Push a 4-byte segment (MOVC)
           pread += 4;
                                                                                 // Increment oread> to the next
                                                                                 // segment.
      }
      CCHOLC &= \sim 0 \times 80;
                                                                                // Clear CHPUSH to disable cache pushes.
      SFRPAGE = SFRPAGE SAVE;
                                                                                // Restore SFR page.
      EA = EA SAVE;
                                                                                 // Restore interrupt state.
//-----
// FLASH ByteWrite NonBlocking
//-----
//
// This routine writes one byte to FLASH and allows interrupts with cached ISRs
// to be serviced during the FLASH write operation.
void FLASH ByteWrite NonBlocking ( unsigned char xdata* pwrite, unsigned char dat )
      EA = 0;
                                                                             // Disable Global Interrupts
      SFRPAGE = LEGACY PAGE;
      FLSCL \mid = 0 \times 01;
                                                                          // Enable FLASH writes/erases
      PSCTL = 0 \times 01;
                                                                            // MOVX writes FLASH byte
      *pwrite++ = dat;
                                                                            // Initiate FLASH write (generate MOVX write)
      SFRPAGE = LEGACY PAGE;
      PSCTL = 0x00;
                                                                            // MOVX targets XRAM
                                                                            // Disable FLASH writes/erases
      FLSCL &= \sim 0 \times 01;
```



}

{

```
EA = 1;
                             // Enable global interrupts
  SFRPAGE = CONFIG PAGE;
  while (FLBUSY);
                             // Any interrupts with preloaded ISRs may be
                             // serviced while the CIP-51 is in this loop
}
//-----
// FLASH PageErase
//-----
//
// This routine erases the FLASH page located at <address>;
//
void FLASH PageErase(unsigned int address)
                              // Preserve current SFR page
  char SFRPAGE SAVE = SFRPAGE;
  bit EA SAVE;
                               // Preserve interrupt state
  char xdata * idata pwrite;
                              // FLASH write/erase pointer
  // Set the FLASH write/erase pointer to the FLASH page at 0x1000
  pwrite = (char xdata *) address;
  SFRPAGE = LEGACY PAGE;
  EA SAVE = EA;
                               // Disable interrupts
  EA = 0;
  FLSCL \mid = 0 \times 01;
                               // Enable FLASH writes/erases
  PSCTL = 0x03;
                               // MOVX writes FLASH byte
                               // Initiate FLASH page erase
  *pwrite = 0;
  FLSCL &= \sim 0 \times 01;
                               // Disable FLASH writes/erases
  PSCTL = 0x00;
                               // MOVX targets XRAM
  EA = EA_SAVE;
                               // Restore interrupt state
  SFRPAGE = SFRPAGE SAVE;
                              // Restore SFR page
}
//-----
// Initialization Routines
//-----
// SYSCLK Init
//-----
// This routine initializes the system clock to use the internal oscillator
// at 24.5 MHz multiplied by two using the PLL.
void SYSCLK Init (void)
{
  int i;
                            // software timer
  char SFRPAGE SAVE = SFRPAGE;
                            // Save Current SFR page
  SFRPAGE = CONFIG PAGE;
                            // set SFR page
  OSCICN = 0x83;
                            // set internal oscillator to run
```



```
// at its maximum frequency
  CLKSEL = 0x00;
                              // Select the internal osc. as
                              // the SYSCLK source
  //Turn on the PLL and increase the system clock by a factor of M/N = 2
  SFRPAGE = CONFIG PAGE;
  PLLOCN = 0 \times 00;
                              // Set internal osc. as PLL source
  SFRPAGE = LEGACY PAGE;
                              // Set FLASH read time for 50MHz clk
  FLSCL = 0x10;
                              // or less
  SFRPAGE = CONFIG PAGE;
                              // Enable Power to PLL
  PLLOCN \mid = 0x01;
  PLLODIV = 0 \times 01;
                              // Set Pre-divide value to N (N = 1)
  PLLOFLT = 0x01;
                              // Set the PLL filter register for
                              // a reference clock from 19 - 30 MHz
                              // and an output clock from 45 - 80 MHz
  PLLOMUL = 0x02;
                              // Multiply SYSCLK by M (M = 2)
  for (i=0; i < 256; i++);
                              // Wait at least 5us
  PLLOCN \mid = 0 \times 02;
                              // Enable the PLL
  while(!(PLLOCN & 0x10));
                              // Wait until PLL frequency is locked
  CLKSEL = 0x02;
                              // Select PLL as SYSCLK source
  SFRPAGE = SFRPAGE SAVE;
                              // Restore SFR page
}
//-----
// PORT Init
//----
//
// This routine configures the crossbar and GPIO ports.
//
void PORT Init (void)
  char SFRPAGE SAVE = SFRPAGE;
                             // Save Current SFR page
                              // set SFR page
  SFRPAGE = CONFIG PAGE;
  XBR0
         = 0 \times 00;
  XBR1
         = 0x00;
  XBR2
         = 0x40;
                              // Enable crossbar and weak pull-up
  P1MDOUT \mid = 0 \times 40;
                              // Set P1.6(LED) to push-pull
  SFRPAGE = SFRPAGE SAVE;
                              // Restore SFR page
}
//-----
// TimerO Init
//----
//
// Configure Timer0 to count SYSCLKs in Mode1(16-bit counter timer).
void TimerO Init (void)
```



AN135



Example 3:

```
//-----
// Cache Example 3.c
//-----
// Copyright 2002 Cygnal Integrated Products, Inc.
// AUTH: FB
// DATE: 14 OCT 02
// This example demonstrates using FLASH block writes to copy an array of data
// from RAM to non-volatile FLASH memory.
// This program uses the the 24.5 MHz internal oscillator multiplied by two
// for an effective SYSCLK of 49 MHz.
// Target: C8051F12x
// Tool chain: KEIL C51 6.03 / KEIL EVAL C51
//-----
// Includes
#include <c8051f120.h>
                            // SFR declarations
#include <stdio.h>
                            // printf() and getchar()
//-----
// 16-bit SFR Definitions for `F12x
//-----
sfr16 DP
          = 0x82;
                            // data pointer
sfr16 ADC0 = 0xbe;
                            // ADC0 data
sfr16 ADCOGT = 0xc4;
                            // ADC0 greater than window
sfr16 ADCOLT = 0xc6;
                            // ADC0 less than window
                            // Timer2 capture/reload
sfr16 RCAP2 = 0xca;
sfr16 RCAP3
          = 0xca;
                            // Timer3 capture/reload
sfr16 RCAP4 = 0xca;
                            // Timer4 capture/reload
sfr16 TMR2
         = 0xcc;
                            // Timer2
sfr16 TMR3
          = 0xcc;
                            // Timer3
         = 0xcc;
sfr16 TMR4
                            // Timer4
                            // DACO data
sfr16 DAC0
          = 0xd2;
sfr16 DAC1
          = 0xd2;
                            // DAC1 data
sfr16 PCA0CP5 = 0xe1;
                            // PCA0 Module 5 capture
                            // PCA0 Module 2 capture
sfr16 PCA0CP2 = 0xe9;
sfr16 PCA0CP3
          = 0 xeb;
                            // PCA0 Module 3 capture
sfr16 PCAOCP4 = 0xed;
                            // PCA0 Module 4 capture
                            // PCA0 counter
sfr16 PCA0
          = 0xf9;
sfr16 PCA0CP0 = 0xfb;
                            // PCA0 Module 0 capture
sfr16 PCA0CP1 = 0xfd;
                            // PCA0 Module 1 capture
//-----
// Global CONSTANTS
//-----
#define TRUE
              1
#define FALSE
#define INTCLK
             24500000
                             // Internal oscillator frequency in Hz
#define SYSCLK
               49000000
                             // Output of PLL derived from (INTCLK*2)
```



```
sbit LED = P1^6;
                           // LED='1' means ON
sbit SW2 = P3^7;
                            // SW2='0' means switch pressed
#define FLASH_PAGESIZE 1024
#define IMAGE_BUFF_LEN 4096
                           // The size of a FLASH page in bytes
                           // The size of <IMAGE_BUFF> in bytes
#define XRAM BUFF LEN 4096
                           // The size of <XRAM BUFF> in bytes
//-----
// Function PROTOTYPES
//-----
void main(void);
void SYSCLK Init(void);
void PORT Init(void);
void IMAGE Erase(void);
void IMAGE Capture (void);
void IMAGE Restore(void);
//-----
// Global VARIABLES
//-----
char xdata XRAM_BUFF[XRAM_BUFF_LEN] _at_ 0x0000;
char code IMAGE_BUFF[IMAGE_BUFF_LEN] _at_ 0x1000;
//-----
// MAIN Routine
//-----
void main (void)
                           // software counter
  int i;
  WDTCN = 0xde;
                            // disable watchdog timer
  WDTCN = 0xad;
  PORT Init ();
                            // initialize crossbar and GPIO
  SYSCLK Init ();
                           // initialize oscillator
  // Fill XRAM with 0xAA
  for( i = 0; i < XRAM BUFF LEN; <math>i++) {
    XRAM BUFF[i] = 0xAA;
  // Erase the XRAM image buffer in FLASH and capture the current
  // XRAM contents
  IMAGE Erase();
  IMAGE_Capture();
  // Fill XRAM with 0xBB
  for( i = 0; i < XRAM BUFF LEN; <math>i++) {
    XRAM BUFF[i] = 0xBB;
  // Restore the original XRAM image.
  IMAGE_Restore();
//-----
```

```
// Support Routines
//-----
//-----
// IMAGE Erase
//-----
//
// This function erases the FLASH pages reserved for capturing an image of XRAM.
//
//
void IMAGE Erase(void)
  char SFRPAGE SAVE = SFRPAGE;
                                // Preserve current SFR page
  bit EA SAVE;
                                // Preserve interrupt state
                                // Software counter
  char xdata * idata pwrite;
                                // FLASH write/erase pointer
  // Set the FLASH write/erase pointer to the beginning of <IMAGE BUFF>
  pwrite = IMAGE BUFF;
  // Erase all FLASH pages in the XRAM image buffer
  for( i = 0; i < IMAGE BUFF LEN; i += FLASH PAGESIZE ) {</pre>
    SFRPAGE = LEGACY PAGE;
    EA SAVE = EA;
    EA = 0;
                                // Disable interrupts
    FLSCL \mid = 0 \times 01;
                                // Enable FLASH writes/erases
    PSCTL = 0x03;
                                // MOVX writes FLASH byte
    pwrite[i] = 0;
                                // Initiate FLASH page erase
    FLSCL &= \sim 0 \times 01;
                                // Disable FLASH writes/erases
    PSCTL = 0x00;
                                // MOVX targets XRAM
    EA = EA SAVE;
                                // Restore interrupt state
  }
  SFRPAGE = SFRPAGE SAVE;
                                // Restore SFR page
}
// IMAGE_Capture
//
// This function captures an image of XRAM and stores it in FLASH.
//
//
void IMAGE Capture (void)
                            // Preserve current SFR page
  char SFRPAGE SAVE = SFRPAGE;
  bit EA SAVE;
                                // Preserve interrupt state
  int i;
                                // Software counter
                              // FLASH write/erase pointer
  char xdata * idata pwrite;
  unsigned char dat;
                               // Holds data to copy
  // Set the FLASH write/erase pointer to the beginning of <IMAGE BUFF>
  pwrite = IMAGE BUFF;
  // Enable FLASH block writes
```



```
SFRPAGE = CONFIG PAGE;
  CCHOCN \mid = 0 \times 01;
                              // Set the CHBLKW bit to enable
                              // FLASH block writes
  // Copy an image of the entire XRAM to <IMAGE BUFF> in FLASH
  for( i = 0; i < IMAGE BUFF LEN; <math>i++ ){
                              // Read one byte from XRAM
    dat = XRAM BUFF[i];
    SFRPAGE = LEGACY PAGE;
    EA SAVE = EA;
    EA = 0;
                              // Disable interrupts
    FLSCL \mid = 0x01;
                              // Enable FLASH writes/erases
    PSCTL = 0x01;
                              // MOVX writes write FLASH byte
                              // MOVX reads still target XRAM
    pwrite[i] = dat;
                             // Write Data to FLASH
    FLSCL &= \sim 0 \times 01;
                              // Disable FLASH writes/erases
    PSCTL = 0x00;
                              // MOVX targets XRAM
    EA = EA SAVE;
                              // Restore interrupt state
  SFRPAGE = CONFIG PAGE;
                             // Clear the CHBLKW bit
  CCHOCN &= \sim 0 \times 01;
                             // Restore SFR page
  SFRPAGE = SFRPAGE SAVE;
}
//-----
// IMAGE Restore
//-----
// This function restores the contents of XRAM from a memory image stored
// in FLASH.
//
void IMAGE Restore(void)
  int i;
                              // Software counter
  // Restore the image in <IMAGE BUFF> in to XRAM
  for( i = 0; i < IMAGE_BUFF_LEN; i++ ) {</pre>
    XRAM BUFF[i] = IMAGE BUFF[i];  // Restore one byte of XRAM
  }
}
//-----
// Initialization Routines
//-----
//-----
// SYSCLK Init
//----
// This routine initializes the system clock to use the internal oscillator
// at 24.5 MHz multiplied by two using the PLL.
```



```
void SYSCLK_Init (void)
  int i;
                                // software timer
  char SFRPAGE SAVE = SFRPAGE;
                                // Save Current SFR page
  SFRPAGE = CONFIG PAGE;
                                // set SFR page
  OSCICN = 0x83;
                                 // set internal oscillator to run
                                 // at its maximum frequency
  CLKSEL = 0 \times 00;
                                 // Select the internal osc. as
                                 // the SYSCLK source
  //Turn on the PLL and increase the system clock by a factor of M/N = 2
  SFRPAGE = CONFIG PAGE;
  PLLOCN = 0x00;
                                // Set internal osc. as PLL source
  SFRPAGE = LEGACY PAGE;
  FLSCL = 0x10;
                                 // Set FLASH read time for 50MHz clk
                                 // or less
  SFRPAGE = CONFIG_PAGE;
  PLLOCN \mid = 0 \times 01;
                                 // Enable Power to PLL
  PLLODIV = 0x01;
                                // Set Pre-divide value to N (N = 1)
  PLLOFLT = 0x01;
                                // Set the PLL filter register for
                                // a reference clock from 19 - 30 MHz
                                // and an output clock from 45 - 80 MHz
  PLLOMUL = 0x02;
                                // Multiply SYSCLK by M (M = 2)
  for (i=0; i < 256; i++) ; // Wait at least 5us
                                 // Enable the PLL
  PLLOCN \mid = 0 \times 02;
  while(!(PLLOCN & 0x10));
                                // Wait until PLL frequency is locked
  CLKSEL = 0 \times 02;
                                 // Select PLL as SYSCLK source
  SFRPAGE = SFRPAGE SAVE;
                                // Restore SFR page
}
//-----
// PORT Init
//-----
//
// This routine configures the crossbar and GPIO ports.
void PORT_Init (void)
  char SFRPAGE SAVE = SFRPAGE;
                               // Save Current SFR page
  SFRPAGE = CONFIG PAGE;
                                // set SFR page
  XBR0
         = 0x00;
         = 0 \times 00;
  XBR1
                                // Enable crossbar and weak pull-ups
  XBR2
          = 0x40;
  P1MDOUT \mid = 0 \times 40;
                                // Set P1.6(LED) to push-pull
  SFRPAGE = SFRPAGE SAVE;
                                // Restore SFR page
```



}



Example 4:

```
//-----
// Cache Example 4.c
//-----
// Copyright 2002 Cygnal Integrated Products, Inc.
//
// AUTH: FB
// DATE: 21 NOV 02
// This example combines several of the techniques discussed in ANO34 to
// store ADC samples in FLASH. The maximum sampling rate in this example
// is limited by FLASH write time.
//
// A FLASH block write takes less than 60 µs to write four consecutive bytes
// to FLASH. The maximum sampling rate is (1/60 \mu s \times 4 = 66.6 kHz). We will
// choose 65 kHz for simplicity. To achieve a 65 kHz FLASH write rate, the next
// 4 ADC samples should be ready to write to FLASH as soon as the current FLASH
// operation is complete. This is accomplished by executing code exclusively
// from the cache once the capture operation has started. This will allow FLASH
// write operations to occur back to back.
// This program uses a 22.1184 Mhz crystal oscillator multiplied by (9/4)
// for an effective SYSCLK of 49.7664 Mhz. This program also initializes and
// uses UARTO at <BAUDRATE> bits per second.
// Target: C8051F12x
// Tool chain: KEIL C51 6.03 / KEIL EVAL C51
//
//-----
// Includes
//-----
#include <c8051f120.h>
                               // SFR declarations
#include <stdio.h>
                               // printf() and getchar()
//-----
// 16-bit SFR Definitions for `F12x
//-----
sfr16 DP
           = 0x82;
                               // data pointer
sfr16 ADC0
           = 0xbe;
                               // ADC0 data
sfr16 ADCOGT = 0xc4;
                               // ADC0 greater than window
sfr16 ADCOLT = 0xc6;
                               // ADC0 less than window
sfr16 RCAP2
           = 0xca;
                               // Timer2 capture/reload
          = 0xca;
sfr16 RCAP3
                               // Timer3 capture/reload
sfr16 RCAP4 = 0xca;
                               // Timer4 capture/reload
sfr16 TMR2
          = 0xcc;
                               // Timer2
                               // Timer3
sfr16 TMR3
          = 0xcc;
sfr16 TMR4
           = 0xcc;
                               // Timer4
sfr16 DAC0
         = 0xd2;
                               // DAC0 data
sfr16 DAC1
          = 0xd2;
                               // DAC1 data
sfr16 PCAOCP5 = 0xe1;
                               // PCA0 Module 5 capture
                               // PCA0 Module 2 capture
sfr16 PCA0CP2 = 0xe9;
sfr16 PCAOCP3 = 0xeb;
                               // PCA0 Module 3 capture
                               // PCA0 Module 4 capture
sfr16 PCAOCP4 = 0xed;
sfr16 PCA0
                               // PCA0 counter
sfr16 PCAOCPO = 0xfb;
                               // PCA0 Module 0 capture
sfr16 PCAOCP1 = 0xfd;
                               // PCA0 Module 1 capture
```



```
//-----
// Global CONSTANTS
//-----
#define TRUE 1
#define FALSE
#define EXTCLK 22118400
#define SYSCLK 49766400
                           // External oscillator frequency in Hz.
                            // Output of PLL derived from
                            // (EXTCLK*9/4).
#define BAUDRATE 115200
                            // Baud rate of UART in bps
                            // Note: The minimum standard baud rate
                            // supported by the UARTO Init routine
                            // in this file is 19,200 bps when
                            // SYSCLK = 49.76MHz.
#define SAMPLERATE 65000
                            // Approximate ADC0 Sampling Rate,
                            // limited by FLASH write rates.
                            // LED='1' means ON.
sbit LED = P1^6;
sbit SW2 = P3^7;
                            // SW2='0' means switch pressed.
#define ADC0 ISR LEN 0x63
                            // This macro defines the length (in
                            // bytes) of the ADCO ISR routine. It
                            // is used to determine how many bytes
                            // to push into the cache. This
                            \ensuremath{//} information can be obtained from
                            // the *.M51 file associated with this
                            // project.
#define ADC0 ISR NUM 15
                            // This macro defines the ADCO End of
                            // conversion interrupt number.
#define while TR3 NonBlocking LEN 0x04 // Length of the while TR3 NonBlocking()
                            // function in bytes.
#define LOG_START 0x1000
                           // Starting address of LOG.
#define LOG END 0x2000
                           // Ending address of LOG.
                           // Number of bytes in a FLASH page.
#define FLASH PAGESIZE 1024
//-----
// Global VARIABLES
//-----
#define input_str_len 4
//-----
// Function PROTOTYPES
//----
void main(void);
// Initialization Routines
void SYSCLK_Init(void);
```



```
void PORT Init(void);
void UARTO Init (void);
void ADCO Init (void);
void CACHE Init (void);
void Timer3 Init(int counts);
// Support Routines
void print menu(void);
void print data(char print raw data);
void FLASH Erase(void);
void Cache_Function( unsigned int start_address, unsigned int length );
void Cache ISR( unsigned int start address,
                 unsigned int interrupt_length,
                 unsigned int interrupt number );
// Cached Routines
void while TR3 NonBlocking(void);
void ADC0_ISR (void);
//-----
// MAIN Routine
void main (void)
{
  WDTCN = 0xde;
                                     // disable watchdog timer
  WDTCN = 0xad;
  PORT Init ();
                                     // initialize crossbar and GPIO
  SYSCLK Init ();
                                     // initialize oscillator
  UARTO Init ();
                                     // initialize UARTO
                                     // initialize ADC0
  ADCO Init ();
  CACHE Init ();
                                     // initialize Timer4 to overflow
  Timer3 Init(SYSCLK/SAMPLERATE);
                                     // and generate interrupts at
                                     // <SAMPLERATE> Hz
  // Cache the ADCO End of Conversion ISR
  Cache_ISR( (unsigned int) ADCO_ISR, ADCO_ISR_LEN, ADCO_ISR_NUM );
  // Cache the while TR3 NonBlocking() routine
  Cache_Function( (unsigned int) while_TR3_NonBlocking,
                                while TR3 NonBlocking LEN);
  EA = 1;
                                     // Enable Global Interrupts
  print menu();
                                     // print the command menu
  while (1) {
     SFRPAGE = UARTO PAGE;
     printf("\nEnter a command > ");
     gets(input_str, input_str_len);
     switch ( input_str[0] ){
```



```
// Capture new data
       case '1': FLASH Erase();
                                       // erase FLASH log
               SFRPAGE = TMR3 PAGE;
               TR3 = 1;
                                        // start Timer3
                                        // execute: while(TR3);
               while_TR3_NonBlocking();
                                        \//\ {\tt Timer3}\ {\tt will}\ {\tt be}\ {\tt stopped}
                                        // after data has been captured.
               SFRPAGE = UARTO PAGE;
               printf("\nA new data set has been captured.\n");
               break;
       // Print Data (Press CTRL+C to stop)
       case '2': print data(TRUE);
               break;
       // Print Average ADC Reading
       case '3': print data(FALSE);
               break;
       // Print Command List
       case '?': print menu();
               break;
       default: printf("\n*** Unknown Command.\n");
               break;
     }
  } // end while
}
// Cached Routines
//-----
// while TR3 NonBlocking
                     ______
//
// This function polls the TR3 bit and returns when TR3 = 0. This
// function should be cached during device initialization to allow servicing
// interrupts during FLASH write operations.
void while_TR3_NonBlocking(void)
  while (TR3);
}
//-----
// ADC0 ISR
//-----
//
\ensuremath{//} This ISR is called on the end of an ADCO conversion.
void ADC0_ISR (void) interrupt 15
```



```
// FLASH write pointer
  static unsigned char xdata * idata pwrite = LOG START;
  ADOINT = 0;
                              // clear ADCO conversion complete
                              // interrupt flag
  SFRPAGE = LEGACY PAGE;
  FLSCL \mid = 0x01;
                             // enable FLASH writes/erases
  PSCTL = 0 \times 01;
                              // MOVX writes FLASH byte
  SFRPAGE = ADCO PAGE;
                              // store the first 8-bits of the
  *pwrite = ADCOH;
                              // 12-bit left-justified ADC0
                              // result to FLASH
  SFRPAGE = LEGACY PAGE;
  FLSCL &= \sim 0 \times 01;
                              // disable FLASH writes/erases
  PSCTL = 0x00;
                              // MOVX writes target XRAM
  pwrite++;
                              // increment FLASH write pointer
  // Check for the end of the log. If <LOG END> has been reached
  // disable Timer3 and reset it to its reload value. Also set the
  // FLASH write pointer to <LOG START>
  if( pwrite >= LOG_END ) {
    SFRPAGE = TMR3 PAGE;
                             // Disable Timer3
    TR3 = 0;
    TMR3 = RCAP3;
                             // Reset Timer3 to its reload value.
    pwrite = LOG_START;
                             // Reset FLASH write pointer
                              // Exit ISR
    return;
  }
//-----
// Support Routines
// print menu
//-----
//
// This routine prints the command menu to the UART.
void print menu(void)
  SFRPAGE = UARTO PAGE;
  printf("\n\nC8051F12x Non-Volatile Data Capture Example\n");
  printf("-----\n");
  printf("1. Capture new data\n");
  printf("2. Print Data (Press CTRL+C to stop) n'');
  printf("3. Print Average ADC Reading\n");
  printf("?. Print Command List\n");
//-----
// print data
//----
//
void print_data(char print_raw_data)
{
```



```
long i;
  long result = 0;
  // cycle through LOG from start to end
  for( i = 0; i < (LOG END - LOG START); i++){
       // add up all the samples for an average
       result += pread[i];
       // print each sample to the UART if <print_raw data> is set
       if(print raw data){
          printf("0x%02bX ", pread[i]);
   }
  // print the average to the UART
  SFRPAGE = UARTO PAGE;
  printf("\n\nThe average ADC reading is 0x%02bX\n", (char)(result/i));
}
//-----
// FLASH Erase
//-----
void FLASH Erase(void)
  char SFRPAGE_SAVE = SFRPAGE;
                                 // Preserve current SFR page
  bit EA SAVE;
                                 // Preserve interrupt state
  int i;
                                 // Software counter
  char xdata * idata pwrite;
                                 // FLASH write/erase pointer
  // Set the FLASH write/erase pointer to the beginning of the FLASH \log
  pwrite = LOG START;
  // Erase all FLASH pages in the FLASH log
  for( i = 0; i < (LOG END - LOG START); i += FLASH PAGESIZE ) {</pre>
     SFRPAGE = LEGACY PAGE;
     EA SAVE = EA;
     EA = 0;
                                 // Disable interrupts
     FLSCL \mid = 0 \times 01;
                                 // Enable FLASH writes/erases
     PSCTL = 0x03;
                                 // MOVX writes FLASH byte
     pwrite[i] = 0;
                                 // Initiate FLASH page erase
     FLSCL &= \sim 0 \times 01;
                                 // Disable FLASH writes/erases
     PSCTL = 0x00;
                                 // MOVX targets XRAM
     EA = EA SAVE;
                                 // Restore interrupt state
  SFRPAGE = SFRPAGE SAVE;
                                 // Restore SFR page
```

```
//-----
// Cache ISR
//----
// This routine pushes and locks an entire ISR and its interrupt vector into
// the cache. This function assumes that the interrupt vector and ISR is
// located in the common area.
//
void Cache ISR(
               unsigned int start address,
                unsigned int interrupt length,
                unsigned int interrupt number
{
  char SFRPAGE SAVE = SFRPAGE;
                                   // Preserve current SFR page
  char EA SAVE = EA;
                                   // Preserve interrupt state
  unsigned char code* pread;
                                   // Pointer used to generate MOVC
                                   // instructions to initiate a cache
                                   // push operation
  unsigned char temp char;
                                   // Temporary char.
  SFRPAGE = CONFIG PAGE;
                                   // Set SFR page
  // Check if there is enough room to cache the ISR. When the number of
  // slots required by the ISR + interrupt vector are subtracted from
  // the CHSLOT pointer, the result is the number of unlocked slots available.
  if( ((CCHOLC & 0x3F) - (interrupt length/4 + 2)) <= 0){
     while (1);
                                   // Handle Error Condition.
                                   // Not enough room to cache ISR
  pread = ((interrupt number * 8) + 3);
  EA = 0;
                                   // Disable Interrupts
  CCHOLC &= \sim 0 \times C0;
                                   // Clear the CHPUSH and CHPOP bits
  CCHOLC \mid = 0x80;
                                   // Enable cache pushes, MOVC instructions
                                   // will push 4-byte FLASH segments into
                                   // the cache
  // Push the interrupt vector in the cache slot pointed to by CHSLOT.
  // An interrupt vector consists of a 3-byte LJMP instruction and the
  // LSBs of the vector address are always 10b. One byte of the LJMP
  // instruction fall in the first 4-byte FLASH segment and the remaining
  // two bytes of the instruction falls in the second 4-byte segment.
  // Two cache pushes are neccessary.
  temp char = *pread;
                                   // Push the first 4-byte segment (MOVC)
  temp char = *(pread + 4);
                                   // Push the second 4-byte segment (MOVC)
  // Push the interrupt service routine in the cache. The interrupt starts
  // at <START LABEL> and is <interrupt length> bytes long.
  pread = (unsigned char code*) start address;
                                   // Set contact// Set contact
                                   // interrupt service routine.
  while( pread < start address + interrupt length ){</pre>
```



```
temp char = *pread;
                                   // Push a 4-byte segment (MOVC)
     pread += 4;
                                    // Increment  pread> to the next
                                    // segment.
  }
  CCHOLC &= \sim 0 \times 80;
                                    // Clear CHPUSH to disable cache pushes.
  SFRPAGE = SFRPAGE SAVE;
                                    // Restore SFR page.
  EA = EA SAVE;
                                    // Restore interrupt state.
}
//-----
// Cache Function
//-----
//
// This routine pushes and locks a function into the cache. This routine
// assumes that the function is located in the common area.
//
void Cache Function (unsigned int start address, unsigned int length)
  char EA SAVE = EA;
                                   // Preserve interrupt state
  unsigned char code* pread;
                                   // Pointer used to generate MOVC
                                    // instructions to initiate a cache
                                    // push operation
                                   // Temporary char.
  unsigned char temp char;
  SFRPAGE = CONFIG PAGE;
                                   // Set SFR page
  // Check if there is enough room to cache the function. When the number of
  \ensuremath{//} slots required by the function are subtracted from
  // the CHSLOT pointer, the result is number of unlocked slots available.
  if ( (CCHOLC & 0x3F) - (length/4) <= 0) {
     while (1);
                                    // Handle Error Condition.
                                    // Not enough room to cache function
  }
  // Set // Set to the address of the function
  pread = (unsigned char code*) start address;
  EA = 0;
                                   // Disable Interrupts
  CCHOLC &= \sim 0 \times C0;
                                    // Clear the CHPUSH and CHPOP bits
  CCHOLC \mid = 0x80;
                                    // Enable cache pushes, MOVC instructions
                                    // will push 4-byte FLASH segments into
                                    // the cache
  // Push the function in the cache. The interrupt starts
  // at \langle START\_LABEL \rangle and is \langle length \rangle bytes long.
  while( pread < start address + length ) {</pre>
     temp char = *pread;
                                   // Push a 4-byte segment (MOVC)
```



```
pread += 4;
                                 // Increment othe next
                                 // segment.
  }
  CCHOLC &= \sim 0 \times 80;
                                // Clear CHPUSH to disable cache pushes.
                                // Restore SFR page.
  SFRPAGE = SFRPAGE SAVE;
  EA = EA SAVE;
                                 // Restore interrupt state.
}
//-----
// Initialization Routines
//-----
//-----
// SYSCLK Init
//-----
11
// This routine initializes the system clock to use an external 22.1184 MHz
// crystal oscillator multiplied by a factor of 9/4 using the PLL as its
// clock source. The resulting frequency is 22.1184 MHz \star 9/4 = 49.7664 MHz
void SYSCLK Init (void)
{
                              // delay counter
  int i;
  char SFRPAGE SAVE = SFRPAGE;
                              // Save Current SFR page
  SFRPAGE = CONFIG PAGE;
                              // set SFR page
                              // start external oscillator with
  OSCXCN = 0x67;
                              // 22.1184MHz crystal
  for (i=0; i < 256; i++);
                              // Wait for osc. to start up
  while (!(OSCXCN & 0x80));
                              // Wait for crystal osc. to settle
  CLKSEL = 0x01;
                              // Select the external osc. as
                              // the SYSCLK source
  OSCICN = 0x00;
                              // Disable the internal osc.
  //Turn on the PLL and increase the system clock by a factor of M/N = 9/4
  SFRPAGE = CONFIG PAGE;
  PLLOCN = 0 \times 04;
                              // Set external osc. as PLL source
  SFRPAGE = LEGACY PAGE;
  FLSCL = 0 \times 10;
                              // Set FLASH read time for 50MHz clk
                              // or less
  SFRPAGE = CONFIG PAGE;
  PLLOCN \mid = 0 \times 01;
                              // Enable Power to PLL
  PLLODIV = 0x04;
                              // Set Pre-divide value to N (N = 4)
                              // Set the PLL filter register for
  PLLOFLT = 0x01;
                              // a reference clock from 19 - 30 MHz
                              // and an output clock from 45 - 80 MHz
  PLLOMUL = 0x09;
                              // Multiply SYSCLK by M (M = 9)
  for (i=0; i < 256; i++);
                              // Wait at least 5us
```



```
PLLOCN \mid = 0 \times 02;
                                  // Enable the PLL
  while(!(PLLOCN & 0x10));
                                  // Wait until PLL frequency is locked
  CLKSEL = 0 \times 02;
                                  // Select PLL as SYSCLK source
  SFRPAGE = SFRPAGE SAVE;
                                  // Restore SFR page
}
// PORT_Init
//
// This routine configures the crossbar and GPIO ports.
//
void PORT Init (void)
  char SFRPAGE SAVE = SFRPAGE;
                                  // Save Current SFR page
  SFRPAGE = CONFIG PAGE;
                                  // set SFR page
  XBR0
          = 0x04;
                                  // Enable UARTO
  XBR1
           = 0x00;
  XBR2
          = 0x40;
                                  // Enable crossbar and weak pull-up
                                  // Set TXO pin to push-pull
  POMDOUT \mid = 0 \times 01;
  P1MDOUT |= 0x40;
                                  // Set P1.6(LED) to push-pull
  SFRPAGE = SFRPAGE SAVE;
                                  // Restore SFR page
}
//-----
// UARTO Init
// Configure the UARTO using Timer1, for <br/> ^{\prime} baudrate> and 8-N-1. In order to
// increase the clocking flexibility of TimerO, TimerI is configured to count
// SYSCLKs.
// To use this routine SYSCLK/BAUDRATE/16 must be less than 256. For example,
// if SYSCLK = 50 MHz, the lowest standard baud rate supported by this
// routine is 19,200 bps.
void UARTO Init (void)
  char SFRPAGE SAVE = SFRPAGE;
                                 // Save Current SFR page
  SFRPAGE = UARTO PAGE;
  SCON0 = 0x50;
                                  // SCONO: mode 0, 8-bit UART, enable RX
  SSTA0 = 0x10;
                                  // Timer 1 generates UARTO baud rate and
                                  // UARTO baud rate divide by two disabled
  SFRPAGE = TIMER01 PAGE;
  TMOD &= \sim 0 \times F0;
        | = 0x20;
                                  // TMOD: timer 1, mode 2, 8-bit reload
  TMOD
  TH1 = -(SYSCLK/BAUDRATE/16);
                                  // Set the Timer1 reload value
                                   // When using a low baud rate, this equation
```



```
// should be checked to ensure that the
                            // reload value will fit in 8-bits.
  CKCON |= 0x10;
                            // T1M = 1; SCA1:0 = xx
  TL1 = TH1;
                            // initialize Timer1
                            // start Timer1
  TR1 = 1;
  SFRPAGE = UARTO PAGE;
  TIO = 1;
                            // Indicate TX0 ready
  SFRPAGE = SFRPAGE SAVE;
                           // Restore SFR page
}
//-----
// ADC0 Init
//-----
// Configure ADC0 to use Timer 3 overflows as a conversion source and to
// use left-justified output mode.
void ADC0_Init (void)
  SFRPAGE = ADC0 PAGE;
  ADCOCN = 0x85;
                            // ADCO enabled; normal tracking
                            // mode; ADCO conversions are initiated
                            // on Timer3 overflows; ADC0 data is
                            // left-justified
  REFOCN = 0x07;
                            // enable temp sensor, on-chip VREF,
                            // and VREF output buffer
  AMXOSL = 0xOF;
                            // Select TEMP sens as ADC mux output
  ADCOCF = ((SYSCLK/2500000) << 3);// ADC conversion clock = 2.5MHz
  ADCOCF \mid = 0 \times 01;
                           // PGA gain = 2
  EIE2 \mid = 0 \times 02;
                            // Enable ADC0 End-of-conversion
                            // interrupts
  SFRPAGE = SFRPAGE SAVE;
                           // Restore SFR page.
}
//-----
// CACHE Init
//-----
// This routine initializes the cache by enabling FLASH block writes
//
void CACHE_Init (void)
  char SFRPAGE SAVE = SFRPAGE;  // Preserve current SFR page
  SFRPAGE = CONFIG PAGE;
```



```
// Enable Block Writes to FLASH
  CCHOCN \mid = 0x01;
  SFRPAGE = SFRPAGE_SAVE;  // Restore SFR page.
}
//-----
// Timer3_Init
//-----
// This routine initializes Timer3 in auto-reload mode to generate interrupts
// at intervals specified in <counts>.
void Timer3 Init (int counts)
  SFRPAGE = TMR3_PAGE;
  TMR3CN = 0;
                         // STOP timer; set to auto-reload mode
  TMR3CF = 0x08;
                         // Timer3 counts SYSCLKs
  RCAP3 = -counts;
                         // set reload value
  TMR3 = RCAP3;
                         // Initialize Timer3 to its reload value
 SFRPAGE = SFRPAGE SAVE; // Restore SFR page.
}
```



Notes:



AN135

Contact Information

Silicon Laboratories Inc. 4635 Boston Lane Austin, TX 78735 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032 Email: productinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

