



GW5AST series of FPGA Products

Data Sheet

DS1239-1.0.3E, 2025-10-24

Copyright © 2025 Guangdong Gowin Semiconductor Corporation.

GOWIN高云, **GOWIN**, , **GOWINSEMI**, **GOWIN**, Gowin, 高云, 晨熙, 小蜜蜂, LittleBee, , GowinPnR, GoBridge are trademarks of Guangdong Gowin Semiconductor Corporation and are registered in China and/or other countries or regions. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
12/05/2024	1.0E	Initial version published.
03/06/2025	1.0.1E	• MIPI D-PHY Characteristics updated. • Power Supply Ramp Rates updated. • R_{ODT} added in 3.2.1 DC Electrical Characteristics-Recommended Operating Conditions.
04/11/2025	1.0.2E	• The DDR3 interface speed description refined. • LVDS rate and Gearbox Timing Parameters updated. • Soft-Core MIPI D-PHY RX Data Rate updated.
10/24/2024	1.0.3E	• Information about devices that do not support MIPI IO added in 2.10.2 GPIO Supports MIPI D-PHY RX/TX. • Ripple-related notes added in 3.1.2 Recommended Operating Conditions. • <i>Soft MIPI D-PHY</i> electrical parameters added.

Contents

List of Figures.....	iv
List of Tables.....	v
1 Product Overview.....	1
1.1 Features.....	1
1.2 Product Resources.....	2
2 Architecture.....	5
2.1 Architecture.....	5
2.2 Configurable Function Units.....	7
2.3 Input/Output Blocks.....	7
2.3.1 I/O Buffer.....	8
2.3.2 I/O Logic.....	14
2.3.3 I/O Logic Modes.....	16
2.4 Block SRAM (BSRAM).....	16
2.4.1 Introduction.....	16
2.4.2 Configuration Mode.....	17
2.4.3 ECC.....	17
2.5 DSP.....	17
2.5.1 PADD.....	18
2.5.2 MULT.....	18
2.5.3 Arithmetic Logic Unit.....	18
2.5.4 Operating Mode.....	19
2.6 Gigabit Transceivers.....	19
2.6.1 PMA.....	20
2.6.2 PCS.....	20
2.7 PCI Express (PCIe) Controller.....	21
2.8 RiscV AE350_SOC(GW5AST-138).....	21
2.8.1 Features.....	22
2.9 ADC.....	23
2.9.1 ADC.....	23
2.10 MIPI D-PHY.....	24
2.10.1 Hardcore MIPI D-PHY RX/TX.....	24

2.10.2 GPIO Supports MIPI D-PHY RX/TX.....	24
2.11 Clock.....	25
2.11.1 Global Clock.....	26
2.11.2 High-speed I/O Clock.....	26
2.11.3 Phase-locked Loop.....	27
2.11.4 DDR Memory Interface Clock Management DQS.....	27
2.12 Global Set/Reset (GSR).....	28
2.13 Programming & Configuration.....	28
2.13.1 Background Upgrade.....	28
2.13.2 Bitstream File Encryption & Security Bit Setting.....	28
2.13.3 SEU Handler.....	28
2.13.4 OTP.....	29
2.14 On Chip Oscillator.....	30
3 AC/DC Characteristic.....	31
3.1 Operating Conditions.....	31
3.1.1 Absolute Max. Ratings.....	31
3.1.2 Recommended Operating Conditions.....	33
3.1.3 Power Supply Ramp Rates.....	33
3.1.4 Hot Socket Specifications.....	34
3.1.5 POR Specifications.....	35
3.1.6 ESD performance.....	35
3.2 DC Characteristics.....	36
3.2.1 DC Electrical Characteristics-Recommended Operating Conditions.....	36
3.2.2 Static Current.....	37
3.2.3 Recommended I/O Operating Conditions.....	37
3.2.4 Single ended I/O DC Characteristic.....	39
3.2.5 Differential I/O DC Characteristic.....	42
3.3 AC Switching Characteristics.....	43
3.3.1 CFU Switching Characteristics.....	43
3.3.2 BSRAM Switching Characteristics.....	43
3.3.3 DSP Switching Characteristics.....	43
3.3.4 Gearbox Switching Characteristics.....	43
3.3.5 On chip Oscillator Switching Characteristics.....	44
3.3.6 PLL Switching Characteristics.....	44
3.4 Gigabit Transceiver.....	46
3.4.1 Gigabit Transceiver DC Characteristics.....	46
3.4.2 Gigabit Transceiver Switching Characteristics.....	46
3.5 Hard MIPI D-PHY.....	47
3.5.1 MIPI D-PHY Input Timing and Levels.....	48
3.5.2 MIPI D-PHY Output Timing and Levels.....	49
3.5.3 MIPI D-PHY Switching Characteristics.....	49

3.5.4 Data-Clock Timing Specifications.....	50
3.6 Configuration Interface Timing Specification.....	50
4 Ordering Information.....	51
4.1 Part Name.....	51
4.2 Package Mark.....	52
5 About This Guide.....	53
5.1 Purpose.....	53
5.2 Related Documents.....	53
5.3 Terminology and Abbreviations.....	53
5.4 Support and Feedback.....	55

List of Figures

Figure 2-1 Architecture Diagram (GW5AST-138).....	5
Figure 2-2 CFU Structure View.....	7
Figure 2-3 IOB Structure View.....	8
Figure 2-4 GPIO Bank Distribution View (GW5AST-138).....	9
Figure 2-5 I/O Logic Output.....	14
Figure 2-6 I/O Logic Input.....	14
Figure 2-7 IODELAY View.....	15
Figure 2-8 Diagram of I/O registers.....	15
Figure 2-9 Gigabit Transceiver Architecture View.....	20
Figure 2-10 Clock Resources(GW5AST-138).....	25
Figure 2-11 HCLK Structure View (GW5AST-138).....	26
Figure 4-1 Part Naming Examples–ES.....	51
Figure 4-2 Part Naming Examples–Production.....	51
Figure 4-3 Package Mark Examples.....	52

List of Tables

Table 1-1 Product Resources.....	2
Table 1-2 Package Information (GW5AST-138).....	3
Table 2-1 Output I/O Standards and Configuration Options.....	9
Table 2-2 Input I/O Standards and Configuration Options.....	11
Table 2-3 Total Delay Reference of IODELAY.....	14
Table 2-4 Serialization/Deserialization.....	16
Table 2-5 Memory Size Configuration.....	17
Table 2-6 GW5AST series of FPGA Products MIPI IO Type Support List.....	24
Table 3-1 Absolute Max. Ratings(GW5AST-138).....	31
Table 3-2 Recommended Operating Conditions(GW5AST-138).....	33
Table 3-3 Power Supply Ramp Rates.....	33
Table 3-4 Hot Socket Specifications.....	34
Table 3-5 POR Voltage (GW5AST-138).....	35
Table 3-6 ESD - HBM.....	35
Table 3-7 ESD– CDM.....	35
Table 3-8 DC Electrical Characteristics-Recommended Operating Conditions(GW5AST-138).....	36
Table 3-9 Static Current (GW5AST-138).....	37
Table 3-10 Recommended I/O Operating Conditions.....	37
Table 3-11 Single-ended I/O DC Characteristics (GW5AST-138).....	39
Table 3-12 Differential I/O DC Characteristics (GW5AST-138).....	42
Table 3-13 CFU Timing Parameters.....	43
Table 3-14 BSRAM Timing Parameters.....	43
Table 3-15 DSP Timing Parameters.....	43
Table 3-16 Gearbox Timing Parameters (138K).....	43
Table 3-17 On chip Oscillator Switching Characteristics.....	44
Table 3-18 PLL Switching Characteristics.....	44
Table 3-19 Gigabit Transceiver DC Characteristics.....	46
Table 3-20 Transmitter and Receiver Data Transmission Characteristics.....	46
Table 3-21 PLL Specifications.....	47
Table 3-22 Reference Clock Switching Characteristics.....	47

Table 3-23 PLL Lock Time Adaptation.....	47
Table 3-24 High Speed(Differential) Input DC Specification.....	48
Table 3-25 High Speed(Differential) Input AC Specification.....	48
Table 3-26 Low Power(Single-Ended) Input DC Specifications.....	48
Table 3-27 Low Power(Single-Ended) Output DC Specifications (GW5AST-138).....	49
Table 3-28 Low Power(Single-Ended) Output AC Specifications (GW5AST-138).....	49
Table 3-29 MIPI D-PHY RX Switching Characteristics.....	49
Table 3-30 MIPI D-PHY TX Switching Characteristics.....	50
Table 3-31 Data-Clock Timing Specifications.....	50
Table 5-1 Terminology and Abbreviations.....	53

1 Product Overview

GW5AST series of FPGA Products are the 5 series products of Arora family. GW5AST-138 integrates the hard core processor RiscV AE350_SOC, 12.5Gbps SERDES with support for multiple protocols.

GW5AST series of FPGA Products offer abundant internal resources, a new-architecture and high-performance DSP supporting AI operations, MIPI D-PHY nad MIPI C-PHY hardcores, and abundant BSRAM resources. At the same time, it supports GPIO with multiple voltage standards, including high-speed LVDS interfaces, DDR3, and MIPI. It provides a variety of packages. It is suitable for applications such as low power, high performance and compatibility designs.

GOWINSEMI provides a new generation of FPGA hardware development environment that supports FPGA placement & routing, bitstream generation and download, etc.

1.1 Features

- Lower power consumption
 - 22nm SRAM process
 - Core Power(LV version): 0.9V/1.0V
 - Supports dynamic on/off of clock
- Abundant logic cells
 - GW5AST-138 provides 138K LUT4s
 - Supports shadow SRAMs
- Block SRAMs with multiple modes
 - Supports Dual Port, Single Port, Semi Dual Port, and ROM
 - Supports bytes write enable
 - Supports ECC detection and error correction
- GW5AST-138 integrates the hard processor RiscV AE350_SOC
- Supports multiple transmission protocols such as 270 Mbps to 12.5G bps custom SERDES protocols and 10G Ethernet, etc.
- Supports PCIe 3.0 hard core
 - Supports x1, x2, x4 lanes
 - Supports End Point
- High performance DSP blocks with a new architecture
 - High performance digital signal processing
 - Supports 27x18, 12x12, 27x36 multiplier and 48-bit accumulator

- Supports cascading of multipliers
 - Supports pipeline mode and bypass mode
 - Pre-addition operation for filter function
 - Supports barrel shifter
 - A new and flexible X-channel oversampling ADC with high accuracy, no external voltage source required
 - Supports MIPI D-PHY RX/TX hardcore
 - Supports MIPI DSI and MIPI CSI-2 RX/TX
 - Up to 2.5 Gbps per MIPI lane(RX/TX)
 - One MIPI Quad supports up to four data lanes and one clock
 - GPIO supporting D-PHY RX/TX
 - GPIO can be configured as MIPI DSI and MIPI CSI-2 RX/TX interfaces
 - 138K: MIPI D-PHY RX transfer rate up to 1.5 Gbps per MIPI lane and TX transfer rate up to 1.6 Gbps per MIPI lane.
 - Supports various SDRAM interfaces, up to SSTL15 1333 Mbps
- Note!**
- For the DDR/DDR2/DDR3 Memory Interface speed, please refer to [IPUG281](#), [Gowin DDR3 Memory Interface IP User Guide](#), [IPUG506](#), [Gowin DDR2 Memory Interface IP User Guide](#), and [IPUG507](#), [Gowin DDR Memory Interface IP User Guide](#).
- Multiple I/O standards
 - Hysteresis option for input signals
 - Supports drive strengths of 2mA, 4mA, 6mA, 8mA, 12mA, 16mA, 24mA, etc.
 - Individual Bus Keeper, Pull-up, Pull-down, and Open Drain options
 - Hot Socket
 - 138K devices support 16 global clocks, 12 high-performance PLLs, 24 high speed I/O clocks
 - Configuration & Programming
 - JTAG configuration
 - Multiple GowinConfig configurations: SSPI, MSPI, Master CPU, Slave CPU, Master SERIAL, Slave SERIAL
 - Supports programming the SPI Flash directly in JTAG and SSPI modes; For other modes, you can program the SPI Flash using IP
 - Supports multi-boot
 - Supports background upgrade
 - Supports bitstream file encryption and security bit settings
 - Supports Configuration Memory Soft Error Recovery (CMSER)
 - Supports Mini Dynamic Re-Program Port (mDRP)
 - Supports OTP, a unique 64-bit DNA identifier for each device

1.2 Product Resources

Table 1-1 Product Resources

Device	GW5AST-138
LUT4	138240
Flip-Flop (REG)	138240
Shadow Static Random Access Memory (SSRAM) (Kb)	1080

Device	GW5AST-138
Block Static Random Access Memory (BSRAM) (Kb)	6120
Number of BSRAMs	340
Hard core processor	RiscV AE350_SOC
Transceivers	8
Transceivers Rate	270Mbps - 12.5Gbps
PCIe 2.0	1, x1, x2, x4, x8 PCIe 2.0
DSP (27-bit x 18-bit)	298
Phase Locked Loop (PLLs)	12
Global Clocks	16
High-speed Clocks	24
LVDS (Gbps)	1.5(RX) 1.6(TX)
DDR3 (Mbps)	800
MIPI D-PHY Hardcore ^[2] (Gbps)	2.5 (RX), 8 data lanes 2 clock lanes
ADC	2
Number of GPIO banks	6
Maximum number of GPIOs ^[1]	312
Core voltage	0.9V/1.0V

Note!

- ^[1] This is the max. number of GPIOs that the device can provide without package limitation. Please refer to [Table 1-2](#) for the maximum number of user I/O available in specific packages.
- ^[2] MIPI D-PHY support and the number of channels vary depending on the package, with the maximum values listed here.

Table 1-2 Package Information (GW5AST-138)

Package			Pitch (mm)	Size (mm)	GW5AST-138		
Name	Type	De-scription			I/O(True LVDS Pair)	Transceivers	MIPI D-PHY Hardcore
FPG676A	FCPBGA	Flip Chip	1.0	27x27	312(150)	8	RX 8 data lanes 2 clock lanes

Package			Pitch (mm)	Size (mm)	GW5AST-138		
Name	Type	De- scrip- tion			I/O(True LVDS Pair)	Transceivers	MIPI D-PHY Hard- core
PG676A	PBGA	Wire Bond	1.0	27x27	312(150)	8	RX 8 data lanes 2 clock lanes
PG484A	PBGA	Wire Bond	1.0	23x23	297(143)	4	—

Note!

^[1] Transceivers can reach speeds up to 10.3125 Gbps, and when the rate exceeds 8 Gbps, only on-board interconnects are supported, not backplane applications.

2 Architecture

2.1 Architecture

Figure 2-1 Architecture Diagram (GW5AST-138)




Figure 2-1 is the GW5AST-138 architecture diagram. It integrates the hard core processor RiscV AE350_SOC. For more detailed information, see [2.8 RiscV AE350_SOC\(GW5AST-138\)](#).

GW5AST series of FPGA Products For the internal resource information, please refer to [Table 1-1](#). The core of the device is an array of Configurable Function Units (CFU) surrounded by IO blocks. Besides, BSRAMs, DSP blocks, MIPI D-PHY, ADC, PLLs, and on chip oscillators are supported.

Configurable Function Unit (CFU) is the base cell for the array of the Products. Devices with different capacities have different numbers of rows and columns. CFU can be configured as LUT4 mode, ALU mode, and memory mode. For more detailed information, see [2.2 Configurable Function Units](#).

The I/O resources in are arranged around the periphery of the devices in groups referred to as banks. I/O resources support multiple I/O standards, and support regular mode, SRD mode, generic DDR mode, and DDR_MEM mode. For more detailed information, see [2.3 Input/Output Block](#).

The BSRAM is embedded as a row in the products and supports multiple configuration modes and operation modes. For more detailed information, see [2.4 Block SRAM](#).

GW5AST series of FPGA Products are embedded with a brand-new DSP, which can meet the your high-performance digital signal processing requirements DSP. For further details, refer to [2.5 DSP](#).

GW5AST series of FPGA Products support 12.5Gbps SERDES with multiple protocols. For further details, please refer to [2.6 Gigabit Transceiver](#) and [2.7 PCI Express \(PCIe\) Controller](#) for details.

GW5AST series of FPGA Products integrates a low-power, low leakage ADC. For further details, please refer to [2.9 ADC](#).

GW5AST series of FPGA Products provide a MIPI D-PHY hardcore supporting the “MIPI Alliance Standard for D-PHY Specification(V1.2)”. For details, see [2.10 MIPI D-PHY](#).

GW5AST series of FPGA Products have embedded PLL resources. PLL blocks provide the ability to synthesize clock frequencies. Frequency adjustment (multiply and division), phase adjustment, and duty cycle can be adjusted using the configuration of parameters . The FPGAs also have an embedded programmable on-chip clock oscillator, providing clocking resources for the MSPI mode. The on-chip clock oscillator also provides programmable user clocks. For more information, see [2.11 Clock and 2.14 On Chip Oscillator](#).

FPGA provides abundant CRUs, connecting all the resources in FPGA. For example, routing resources distributed in CFU and IOB connect the internal resources of the CFU to the logical resources inside the IOB. Routing resources can automatically be generated by Gowin software. In addition, GW5AST series of FPGA Products also provide abundant GCLKs, long wires (LW), global set/reset (GSR), and programming options, etc. For more details, see [2.12 Global Reset](#) and [2.13 Programming Configuration](#).


2.2 Configurable Function Units

Configurable Function Units (CFUs) are the basic cells for the array of GOWINSEMI FPGA Products. Each basic cell consists of four Configurable Logic Sections (CLSs) and their routing resource Configurable Routing Units (CRUs). Each CLS includes two 4 input look-up-tables (LUTs) and two registers (REGs), as shown in [Figure 2-2](#).

CLSs in the CFUs can be configured as basic look-up tables, arithmetic logic units, static random access memories, and read only memories according to application scenarios.

For more details, please see [UG303, Arora V Configurable Function Unit \(CFU\) User Guide](#).

Figure 2-2 CFU Structure View




2.3 Input/Output Blocks

The GPIOs meet a variety of I/O standards and supports both single-ended and differential level standards, providing an easy connection with external buses, storage devices, video applications, and other standards.

The basic units are IOB, including I/O buffer, I/O logic, and the relevant programmable routing unit. The programmable routing unit is similar to the CRU in CFU.

As shown in [Figure 2-3](#), each IOB connects to two Pins (Marked as A and B) They can be used as a differential pair or as a single end input/output. The I/O logic supports deserializer, serializer, delay control, and byte alignment, and is suitable for high-speed data transmission. The programmable routing unit is used to inter-connect I/O blocks with other on-chip resources.

Figure 2-3 IOB Structure View



IOB Features:

- V_{CCIO} supplied with each bank
- Support multiple I/O standards including differential and single-ended.multiple levels^[1]

Note!


For the detailed I/O standards supported, please refer to [2.3.1 I/O Buffer](#).

- Support MIPI and MIPI I3C OpenDrain/PushPull conversion
- Hysteresis option for input signals
- Output drive strength option
- Individual bus keeper, pull-up/down resistor, and open drain output options
- Hot Socket
- I/O logic supports SDR, DDR, etc.

2.3.1 I/O Buffer

GW5AST-138

GW5AST-138has six GPIO Banks (Bank2~7), one Bank for configuration (Bank 10), as shown in [Figure 2-4](#). Bank 10 can also be used as an I/O Bank.

Figure 2-4 GPIO Bank Distribution View (GW5AST-138)

Each Bank has independent I/O power supply V_{CCIO} . V_{CCIO} can be set as 3.3V, 2.5V, 1.8V, 1.5V, 1.35V, 1.2V, or 1V. The auxiliary voltage V_{CCX} supports 1.8V.

To support SSTL, HSTL, etc., each bank also provides one independent voltage source (VREF) as the reference voltage. You can choose from the internal reference voltage of the bank (0.6V, 0.675V, 0.75V, 0.9V and (33%,42%,50%,58%) V_{CCIO}) or the external reference voltage using any IO from the bank.

Different banks in the support different on-chip resistor settings, including single-ended resistors and differential resistors. Single-ended resistor settings are used for SSTL/HSTL inputs and outputs. Differential resistor settings are used for LVDS/PPDS/ RSDS inputs. For more details, refer to [UG304, Arora V Programmable IO \(GPIO\) User Guide](#).

GW5AST-138 I/O standards and configuration options supported are as listed in [Table 2-1](#) and [Table 2-2](#).

Table 2-1 Output I/O Standards and Configuration Options

I/O Output Standard	Single-ended/Differential	Bank V_{CCIO} (V)	Output Drive Strength (mA)	Typical Applications
LVDS25	Differential(TLVDS)	2.5/3.3	3.5/2.5/4.5/6	High-speed point-to-point data transmission
BLVDS25		2.5/3.3	3.5/2.5/4.5/6	Multi-point high-speed data transmission
RSDS		2.5/3.3	3.5/2.5/4.5/6	High-speed point-to-point data transmission

I/O Output Standard	Single-ended/ Differential	Bank $V_{CCIO}(V)$	Output Drive Strength (mA)	Typical Applications
MINILVDS	Differential(TLVDS)	2.5/3.3	3.5/2.5/4.5/6	LCD timing driver interface and column driver interface
PPLVDS		2.5/3.3	3.5/2.5/4.5/6	LCD row/column driver
LVDS25E	Differential	2.5	8/4/12/16/24	High-speed point-to-point data transmission
BLVDS25E		2.5	8/4/12/16/24	Multi-point high-speed data transmission
MLVDS25E		2.5	8/4/12/16/24	LCD timing driver interface and column driver interface
RSDS25E		2.5	8/4/12/16/24	High-speed point-to-point data transmission
LVPECL33E		3.3	8/4/12/16/24	Universal interface
HSUL12D		1.2	8/4/12	LPDDR2
HSUL12D_I		1.2	8/4/12	LPDDR2
HSTL15D_I		1.5	8/4/12/16	Memory interface
HSTL15D_II		1.5	8/4/12/16	Memory interface
HSTL18D_I		1.8	8/4/12/16	Memory interface
HSTL18D_II		1.8	8/4/12/16	Memory interface
SSTL135D		1.35	8/4/12	Memory interface
SSTL15D		1.5	8/4/12/16	Memory interface
SSTL18D_I		1.8	8/4/12/16/24	Memory interface
SSTL18D_II		1.8	8/4/12/16/24	Memory interface
LPDDR		1.8	8/4/12/16/24	LPDDR and Mobile DDR
LVC MOS10D		1.0	4	Universal interface
LVC MOS12D		1.2	4/8	Universal interface
LVC MOS15D		1.5	4/8/12	Universal interface
LVC MOS18D		1.8	4/8/12/16/24	Universal interface
LVC MOS25D		2.5	4/8/12/16/24	Universal interface
LVC MOS33D		3.3	8/4/12/16/24	Universal interface
HSUL12	Single-ended	1.2	8/4/12	Memory interface

I/O Output Standard	Single-ended/ Differential	Bank $V_{CCIO}(V)$	Output Drive Strength (mA)	Typical Applications
HSTL12_I	Single-ended	1.2	8/4/12	Memory interface
HSTL15_I		1.5	8/4/12/16	Memory interface
HSTL15_II		1.5	8/4/12/16	Memory interface
HSTL18_I		1.8	8/4/12/16/24	Memory interface
HSTL18_II		1.8	8/4/12/16/24	Memory interface
SSTL135		1.35	8/4/12	Memory interface
SSTL15		1.5	8/4/12/16	Memory interface
SSTL18_I		1.8	8/4/12/16/24	Memory interface
SSTL18_II		1.8	8/4/12/16/24	Memory interface
LVC MOS10		1.0	4	Universal interface
LVC MOS12		1.2	4/8/12	Universal interface
LVC MOS15		1.5	4/8/12/16	Universal interface
LVC MOS18		1.8	4/8/12/16/24	Universal interface
LVC MOS25		2.5	4/8/12/16/24	Universal interface
LVC MOS33/ LV TTL33		3.3	8/4/12/16/24	Universal interface
LPDDR		1.8	8/4/12/16/24	LPDDR and Mobile DDR
PCI33		3.3	8/4/12/16/24	PC and embedded system

Table 2-2 Input I/O Standards and Configuration Options

I/O Input Standard	Single-ended/ Differential	Bank $V_{CCIO}(V)$	Hysteresis	Need V_{REF}
MIPI	Differential	1.2	No	No
ADC_IN		2.5/1.0/1.2/1.5/1.8/3.3	No	No
LVDS25		2.5/1.0/1.2/1.5/1.8/3.3	No	No
BLVDS25		2.5/1.0/1.2/1.5/1.8/3.3	No	No
RSDS		2.5/1.0/1.2/1.5/1.8/3.3	No	No
MINILVDS		2.5/1.0/1.2/1.5/1.8/3.3	No	No
PPLVDS		2.5/1.0/1.2/1.5/1.8/3.3	No	No
HSUL12D		1.2/1.0/1.5/1.8/2.5/3.3	No	No
HSTL12D_I		1.2/1.0/1.5/1.8/2.5/3.3	No	No
HSTL15D_I		1.5/1.0/1.2/1.8/2.5/3.3	No	No

I/O Input Standard	Single-ended/ Differential	Bank $V_{CCIO}(V)$	Hysteresis	Need V_{REF}
HSTL15D_II	Differential	1.5/1.0/1.2/1.8/2.5/3.3	No	No
HSTL18D_I		1.8/1.0/1.2/1.5/2.5/3.3	No	No
HSTL18D_II		1.8/1.0/1.2/1.5/2.5/3.3	No	No
SSTL135D		1.35/1.0/1.2/1.5/1.8/2.5/3.3	No	No
SSTL15D		1.5/1.0/1.2/1.8/2.5/3.3	No	No
SSTL18D_I		1.8/1.0/1.2/1.5/2.5/3.3	No	No
SSTL18D_II		1.8/1.0/1.2/1.5/2.5/3.3	No	No
LPDDR		1.8/1.0/1.2/1.5/2.5/3.3	No	No
LVC MOS10D		1.0/1.2/1.5/1.8/2.5/3.3	No	No
LVC MOS12D		1.2/1.0/1.5/1.8/2.5/3.3	No	No
LVC MOS15D		1.5/1.0/1.2/1.8/2.5/3.3	No	No
LVC MOS18D		1.8/1.0/1.2/1.5/2.5/3.3	No	No
HSUL12	Single-ended	1.2	No	Yes
HSTL12_I		1.2	No	Yes
HSTL15_I		1.5	No	Yes
HSTL15_II		1.5	No	Yes
HSTL18_I		1.8	No	Yes
HSTL18_II		1.8	No	Yes
SSTL135		1.35	No	Yes
SSTL15		1.5	No	Yes
SSTL18_I		1.8	No	Yes
SSTL18_II		1.8	No	Yes
LVC MOS10		1.0	No	No
LVC MOS10UD12		1.2	No	No
LVC MOS10UD15		1.5	No	No
LVC MOS10UD18		1.8	No	No
LVC MOS10UD25		2.5	No	No
LVC MOS10UD33		3.3	No	No
LVC MOS12		1.2	Yes	No
LVC MOS15		1.5	Yes	No
LVC MOS15OD10		1.0	Yes	No
LVC MOS15OD12		1.2	Yes	No

I/O Input Standard	Single-ended/ Differential	Bank $V_{CCIO}(V)$	Hysteresis	Need V_{REF}
LVC MOS15UD18	Single-ended	1.8	Yes	No
LVC MOS15UD25		2.5	Yes	No
LVC MOS15UD33		3.3	Yes	No
LVC MOS18		1.8	Yes	No
LVC MOS18OD10		1.0	Yes	No
LVC MOS18OD12		1.2	Yes	No
LVC MOS18OD15		1.5	Yes	No
LVC MOS18UD25		2.5	Yes	No
LVC MOS18UD33		3.3	Yes	No
LVC MOS25		2.5	Yes	No
LVC MOS25UD33		3.3	Yes	No
LVC MOS33/ LVTTL33		3.3	Yes	No
LVC MOS33OD25		2.5	Yes	No
LPDDR		1.8	Yes	No
PCI33		3.3	Yes	No
VREF1_DRIVER		1.8/1.2/1.35/1.5	No	Yes

2.3.2 I/O Logic

Figure 2-5 shows the I/O logic output of GW5AST series of FPGA Products

Figure 2-5 I/O Logic Output





Figure 2-6 shows the I/O logic input of GW5AST series of FPGA Products.

Figure 2-6 I/O Logic Input



Descriptions of the I/O logic modules of products are presented below.

Delay Module


See Figure 2-7 for an overview of the IODELAY. Each I/O contains an IODELAY module, which allows the user to add additional delays to the I/Os to adjust the delay of the input and output signals. The delay time for each step is $T_{dlyunit}$, and the total number of delay steps is DLYSTEP. The total IODELAY delay time is: $T_{totldly} = T_{dlyoffset} + T_{dlyunit} * DLYSTEP$. The total delay reference time is as shown in Table 2-3.

Table 2-3 Total Delay Reference of IODELAY

	Min.	Typ.	Max.
$T_{dlyoffset}$	200 ps	250 ps	300 ps

	Min.	Typ.	Max.
$T_{dlyunit}$	10 ps	12.5 ps	15 ps
DLYSTEP	1	-	256

Figure 2-7 IODELAY View




There are three ways to control the delay:

- Static control.
- Dynamic control, which can be combined with logic function circuits to achieve dynamic delay adjustment.
- Adaptive control.

I/O Register

See [Figure 2-8](#) for the I/O Register diagram. Each I/O provides an input register (IREG), an output register (OREG), and a tristate Register (TRIREG).

Figure 2-8 Diagram of I/O registers



Note!

- CE can be either active low (0: enable) or active high (1: enable).
- CLK can be either rising edge trigger or falling edge trigger.
- SR can be either synchronous/asynchronous SET or RESET or disable.
- The registers can be programmed as registers (DFFs) or latches.

DES and SER

GW5AST series of FPGA Products support serialization and deserialization of various ratios, as listed in [Table 2-4](#).

Table 2-4 Serialization/Deserialization

Input/output	Ratios Supported
Input Logic	1:2 / 1:4 / 1:7 / 1:8 / 1:10 / 1:14 / 1:16 / 1:32
Output Logic	2:1 / 4:1 / 7:1 / 8:1 / 10:1 / 16:1 / 14:1 ^[1]

Note!

GW5AST-138 does not support 14:1.

2.3.3 I/O Logic Modes

The I/O Logic supports multiple modes. In each operation, the I/O (or I/O differential pair) can be configured as output, input, and INOUT or tristate output (output signal with tristate control).

For further details about the I/O logic modes, please refer to [UG304, Arora V Programmable IO \(GPIO\) User Guide](#).

2.4 Block SRAM (BSRAM)**2.4.1 Introduction**

GW5AST series of FPGA Products provide abundant block SRAM resources. These memory resources are distributed throughout the FPGA array in rows. Therefore, they are called block static random access memories (BSRAMs). There are five operation modes: Single Port mode, Dual Port mode, Semi Dual Port mode, Semi Dual Port mode with ECC function, and ROM mode.

An abundance of BSRAM resources provide a guarantee for the user's high-performance design. BSRAM's features:

- The capacity of a BSRAM is 18 Kbits, can be configured up to 36Kbits
- Clock frequency up to 380MHz
- Supports Single Port mode
- Supports Dual Port mode
- Supports Semi Dual Port Mode
- Supports Semi-Dual Port mode with ECC function, provides ECC detection and error correction function
- Supports ROM Mode
- Data width up to 72bits
- Supports byte-enable
- Dual Port and Semi-dual Port support independent clocks and independent data width
- Read mode supports Register Output and Bypass Output

- Write mode supports Normal and Write-Through
- Input registers support synchronous writes

2.4.2 Configuration Mode

BSRAMs in the products support various data widths. See [Table 2-5](#).

Table 2-5 Memory Size Configuration

Capacity	Single Port Mode	Dual Port Mode	Semi Dual Port Mode	Semi Dual Port Mode with ECC Function	Read Only Mode
16Kbits	16K x 1	16K x 1	16K x 1	–	16K x 1
	8K x 2	8K x 2	8K x 2	–	8K x 2
	4K x 4	4K x 4	4K x 4	–	4K x 4
	2K x 8	2K x 8	2K x 8	–	2K x 8
	1K x 16	1K x 16	1K x 16	–	1K x 16
	512 x 32	–	512 x 32	–	512 x 32
18Kbits	2K x 9	2K x 9	2K x 9	–	2K x 9
	1K x 18	1K x 18	1K x 18	–	1K x 18
	512 x 36	–	512 x 36	–	512 x 36
36Kbits	–	–	–	512 x 72	–

For more information on Single Port mode, Dual Port mode, Semi-Dual Port mode, Semi-Dual Port with ECC Function, and ROM mode, please refer to [UG300, Arora V BSRAM & SSRAM User Guide](#).

2.4.3 ECC

The BSRAM has a built-in ECC hardcore module, which is mainly used for data detection and correction during data transfer and storage. The features are as follows:

- ECC error detection and correction only supported in SDP 512 x 64 mode
- Supports 1-bit error correction and 2-bit error alarm in 64-bit SRAM data
- 72-bit ECC module contains 64-bit data bits and 8-bit parity bits;
- Bit 31 and bit 63 support 1-bit and 2-bit error injection

2.5 DSP

GW5AST series of FPGA Products provide brand new DSP resources. This DSP solution can meet user demands for high performance digital signal processing design, such as FIR, FFT, etc. The DSP blocks have the advantages of stable timing performance, high resource utilization, and low power consumption.

The features of DSP are as follows.

- Multiplier with three widths: 12X12, 27X18, 27X36
- 26-bit pre-adder
- 48-bit ALU
- Supports Shift function
- Multiple multipliers can achieve multiply of larger data widths by cascading
- Supports accumulation, multiplication and addition of 27X18 multipliers
- Supports the accumulation after summation of two 12X12 multipliers
- Supports the pipeline and bypass functions of registers
- All operands for arithmetic operation are signed numbers

Each DSP consists of three stages:

- PADD
- MULT
- Arithmetic Logic Unit

2.5.1 PADD

Each DSP features one PADD(pre-adder) for implementing pre-addition, pre-subtraction, and shifting.

PADD locates at the first stage with two inputs. Each input end supports pipeline mode and bypass mode.

2.5.2 MULT

Each DSP block has one 27 x 18 multiplier M0 and one 12 x 12 multiplier M1. The multipliers are located after the pre-adders to implement multiplication operations, and both the inputs and outputs support register mode and bypass mode.

Multiplier M0 can be configured as:

- One 27 x 18 multiplier
- One 12 x 12 multiplier
- Two DSPs can form a 27 x 36 multiplier

Multiplier M1 can only be configured as one 12 x 12 multiplier.

When multiplier M0 and multiplier M1 are both configured as a 12 x 12 multiplier and the ALU is enabled, 12 x 12 SUM mode can be achieved.

2.5.3 Arithmetic Logic Unit

Each Macro has one four-input 48-bit ALU, which can further enhance MULT's functions. Register mode and bypass mode are supported both in the inputs and outputs.

The ALU supports the addition/subtraction operations of multiplier output, ALU cascade input and ALU output feedback, or static PRE_LOAD value.

2.5.4 Operating Mode

Multiple operation modes of the DSP can be realized by control signals. Operation Modes:

- Multiplier
- Accumulator
- MULTADDALU


For more information on DSP Blocks, see [UG305, Arora V Digital Signal Processing \(DSP\) User Guide](#).

2.6 Gigabit Transceivers

GW5AST series of FPGA Products support one/two Transceiver Quads. Each Quad supports up to four transceivers, and each transceiver includes one TX and one RX, with the data rate raging from 270Mbps to 12.5Gbps, and supports flexible PMA and PCS.

[Figure 2-9](#) shows the structure view of Transceiver Quad. The protocols supported are as follows:

- PCI Express, V3.0 (2.5GT/s / 5.0GT/s / 8GT/s)
- 10 Gigabit Attachment Unit Interface (XAUI) (3.125Gbps)
- RXAUI (Reduced XAUI) (6.25Gbps)
- CEI-6G-SR (6.375Gbps)
- SATA Rev3.2 (6Gbps/3Gbps/1.5Gbps) (need soft IP support)
- Serial GMII(SGMII) (1.25Gbps)
- CPRI (need soft IP support; soft IP available)
- JESD204B (need soft IP support; soft IP available)
- Rapid-IO (need soft IP support; soft IP available)
- 1000Base-X (need soft IP support; soft IP available)
- 10G-Base-R (need soft IP support; soft IP available)
- SDI-TX/RX (need soft IP support; soft IP available)
- SLVS-EC(RX) (need soft IP support; soft IP available)
- Interlaken

Figure 2-9 Gigabit Transceiver Architecture View

2.6.1 PMA

- Each PMA contains 4 lanes. Each lane supports simultaneous sending and receiving of data, including independent TX and RX, and supports different rates of sending and receiving.
- Each Quad shares two PLLS (one is LC PLL, the other is ring oscillator PLL)
- Transmitter through tracking of spread reference clock.
- Lane driver with programmable transmitter equalization with 1 tap pre-cursor and 1 tap post-cursor to improve signal integrity.
- Voltage mode/current mode lane driver with board AC coupling.
- Programmable continuous time linear equalizer (CTLE) with auto-adaption.
- Receiver CDR track SSC data and tolerance +/- 5000ppm variation.
- Beacon signaling generation and detection for PCI Express.

2.6.2 PCS

- Dedicated hard PCIe PCS
- Flexible PCS to support PCS customization
- 8b/10b encoder/decoder
- Supports TX channel bonding
- Supports RX channel bonding and CTC
- Utilize IF FIFO to simplify user system design

- Supports flexible parallel data widths of 8/10/16/20/32/40/64/80 bits

2.7 PCI Express (PCIe) Controller

GW5AST series of FPGA Products include one integrated block for PCI Express technology. It allows custom FPGA-to-FPGA communication via the PCI Express protocol, and to attach ASSP Endpoint devices, such as Ethernet Controllers or Fiber Channel HBAs (Host Bus Adapter), to the FPGA.

Features of the PCIe integrated block are as follows:

- Compliant to the PCI Express Base Specification 3.0
- Supports x1, x2, x4 lanes
- GW5AST-138 Supports x1, x2, x4, x8 lanes
- Supports End Point
- Supports Gen1 (2.5 GT/s), Gen2 (5 GT/s), and Gen3 (8 GT/s)
- Up to six BARs (Base Address Register), resizable
- Supports up to 4KB data transfer load
- Supports Autonomous link speed/width change
- Supports advanced configuration options, Advanced Error Reporting (AER), and End-to-End CRC (ECRC) features
- Configurable parameters: channel width, maximum payload size, FPGA logical interface speeds, reference clock frequency, base address register decoding and filtering, etc.

For further information on PCIe Controller, see [IPUG1020E, Arora V PCIe Controller User Guide](#).

2.8 RiscV AE350_SOC(GW5AST-138)

GW5AST-138 integrates the RiscV AE350_SOC hard core unit, providing the following features:

- Hardcore unit, which improves the MCU speed and saves FPGA logic resources.
- The reserved APB and AHB Slave buses extend to FPGA logic, which allows for flexible extension of MCU peripherals.
- The reserved AHB Master bus extends to the FPGA logic, which can access the MCU's built-in ILM and DLM, increasing the FPGA storage resources.

The RiscV AE350_SOC mainly consists of the core system, the memory system and the bus peripheral system.

- The core system includes the RISC-V core, PLIC, PLMT, debug system, clock gating, clock system, reset system, I-Cache, D-Cache, ILM, and DLM.
- The memory system includes instruction memory and data memory.

- The bus peripheral system consists of AHB bus peripherals and APB bus peripherals. AHB bus peripherals include 64-bit Extended AHB Master, 32-bit Extended AHB Slave, AHB2APB Bridge. APB bus peripherals include I2C, PIT, SPI, UART1, UART2, GPIO, WDT, RTC, SMU, DMAC, 32-bit Extended APB Slave.

2.8.1 Features

- 5-stage in-order execution pipeline
- Frequency: Max. 800MHz
- Machine mode, Supervisor mode and User mode
- Hardware multiplier and divider; hardware performance monitors; hardware stack protection extension; memory management; physical memory protection entries, etc.
- 32KB I-Cache and D-Cache, LRU algorithm supported
- 64KB ILM and DLM embedded
- Instruction memory can be addressed up to 256MB and data memory up to 2GB
- Built-in PLMT, UART, PIT, WDT, RTC, GPIO, I2C, SPI and other peripheral functions
- DMA
- For more details on RiscV AE350_SOC, please refer to:
 - [MUG1030, Gowin RiscV_AE350_SOC Quick Start Reference Manual](#)
 - [MUG1031, Gowin RiscV_AE350_SOC Hardware Design User Manual](#)
 - [MUG1032, Gowin RiscV_AE350_SOC DSP software programming Reference Manual](#)
 - [MUG1029, Gowin RiscV_AE350_SOC Software Programming User Manual](#)
 - [MUG1026, RiscV_AE350_SOC RDS Software installation Guide](#)
 - [MUG1025, Gowin RiscV_AE350_SOC RDS software Manual](#)

2.9 ADC

2.9.1 ADC

GW5AST series of FPGA Products integrate one eight-channel 10 bits Delta-sigma ADC. It is an ADC with low power, low-leakage current, and high dynamic performance.

Combined with the programmable logic capability of the FPGA, and the integrated voltage and temperature sensing unit, the ADC can meet the internal temperature and power monitoring and data collection requirements. At the same time, the FPGA provides rich and free configurable GPIO interfaces and ADC analog signal interfaces to connect to the voltage channel of the ADC, which can meet the voltage data collection and monitoring requirements outside the chip.

The main features are as follows:

- Number of ADCs for 138K devices: 2
- Reference voltage source: Built-in
- Bit width accuracy: 10 bits
- Sampling Clock: < 2MHz
- ADC unipolar input voltage: 0~1V
- 60dB SNR
- Temperature sensor accuracy: +/-2°C
- Voltage sensor accuracy: +/-5mV

For more information on ADC, see [UG299E, Arora V ADC User Guide](#).

2.10 MIPI D-PHY

2.10.1 Hardcore MIPI D-PHY RX/TX

GW5AST series of FPGA Products include the Hardcore MIPI D-PHY RX. The dedicated D-PHY core supports MIPI DSI and CSI-2 mobile video interfaces for cameras and displays. The main features are as follows:

- In line with *MIPI Supported Standard for D-PHY Specification*, version 1.2.
- Unidirectional HS (High-speed) mode at up to 2.5 Gbps per lane and data lanes). Up to 10 Gbps supported by each chip (4 data lanes in all).
- Supports two MIPI D-PHY quads, up to 4 data lanes and one clock lane for each quad.
- Bidirectional Low-power (LP) mode with a bit rate of 10Mbps.
- Built-in HS Sync, bit alignment in the lane (Word Alignment) and word alignment between lanes (Lane Alignment).
- MIPI D-PHY RX supports 1:8 mode and 1:16 mode.
- Supports MIPI DSI and MIPI CSI-2 link layers.
- A dedicated MIPI Bank for the hardcore MIPI D-PHY.

For more information on Gowin MIPI D- PHY RX, please refer to [UG296, Arora V Hardened MIPI D-PHY User Guide](#).

2.10.2 GPIO Supports MIPI D-PHY RX/TX

When implementing soft MIPI D-PHY RX/TX with GPIOs, three IO types are available: TLVDS, ELVDS, and MIPI IO.

All GW5AST series of FPGA Products support the TLVDS/ELVDS types. To implement MIPI D-PHY with the TLVDS/ELVDS types, you need to emulate MIPI HS and MIPI LP by using LVDS25(E)+LVCMOS12 and need to add external resistors. Some GW5AST series of FPGA Products support the MIPI-IO type. The MIPI IO has an internal resistor network and supports automatic switching between HS and LP. The support list of the MIPI IO type is shown in [Table 2-6](#).

For information on IO type selection and off-chip termination, please refer to [IPUG948E, MIPI D-PHY RX TX Advance User Guide](#) > “4 Functional Description”.

Table 2-6 GW5AST series of FPGA Products MIPI IO Type Support List

Device	MIPI RX	MIPI TX
GW5AST-138	All Banks	—

Note!

The Left/Right Banks (Bank2 / Bank3 / Bank6 / Bank7) of GW5AT-138 devices have relatively lower transmission speeds. It is recommended to use the Bottom Banks (Bank4 / Bank5) instead.


The main features are as follows:

- In line with *MIPI Supported Standard for D-PHY Specification*, version 1.2;
- 138K: High Speed RX and TX interfaces with RX transfer rates of up to 1.5 Gbps per lane.
- Supports unidirectional High-speed (HS) mode
- Supports bidirectional Low-power operation mode
- Deserializes and serializes high-speed data into byte data packets
- Supports MIPI D-PHY TX 8:1 mode and 16:1 mode
- Supports MIPI D-PHY RX 1:8 mode and 1:16 mode
- Supports IO Types of ELVDS, TLVDS, and MIPI IO
- Control data is transmitted in LP mode at a data rate of 10 Mb/s.

2.11 Clock

The clock resources and wiring are critical for high-performance applications in FPGA. GW5AST series of FPGA Products provide the global clock network (GCLK) which connects to all the registers directly. In addition to the GCLK, PLL, HCLK, DDR memory interface, and DQS, etc. are also provided.

Figure 2-10 Clock Resources(GW5AST-138)



Please refer to [2.11.1 Global Clock ~ 2.11.4 DDR Memory Interface Clock Management DQS](#) for a brief introduction. For further detailed information on the GCLK, HCLK, DDR memory interface, and DQS, see [UG306, Arora V Clock User Guide](#).


2.11.1 Global Clock

GW5AST series of FPGA Products provide 16 global clocks. Global clocks are dedicated interconnect networks designed to distribute clock signals to all clock input ports of various resources within the FPGA. These networks offer characteristics such as low skew, minimal duty cycle distortion, low power consumption, and enhanced jitter tolerance.

2.11.2 High-speed I/O Clock

HCLK is the high-speed I/O clock with low jitter and low skew. It can support high-performance data transfer and is mainly suitable for source synchronous data transfer protocols. One bank supports 4 HCLKs, as shown in [Figure 2-11](#).

Figure 2-11 HCLK Structure View (GW5AST-138)



HCLK can provide user with the function modules as follows:

- Dynamic high-speed I/O clock enable module. Able to dynamically turn on/off the high-speed I/O clock signal.
- High speed clock frequency division module, generating a divided clock of the input clock. Used in the IO logic mode.
- Dynamic high speed I/O clock selector.
- Dynamic delay adjustment module, producing the clock signal for the dedicated clock pin input.

- HCLK Bridge, able to send HCLK clock signals to any of the Banks. In addition, the HCLK clock signal can span to the clock tree of the adjacent IO Bank after entering from the IO Bank.

Note!

For high speed signals of the same source, it is recommended to put them in the same IO Bank to achieve a minimum skew between signals.

2.11.3 Phase-locked Loop

PLL (Phase-locked Loop) is one kind of a feedback control circuit. The frequency and phase of the internal oscillator signal is controlled by the external input reference clock.

The PLL module can provide synthesizable clock frequencies. Frequency adjustment (multiply and division), phase adjustment, and duty cycle adjustment can be achieved by configuring the parameters.

The PLL features are as follows:

- Supports seven clock outputs
- Integer PLL, the first clock output and feedback clock output support 1/8 fractional output division
- Supports phase shift and duty cycle adjustment
- Frequency Lock detection
- Supports spread spectrum clock generation(IP required)
- GW5AST-138 VCO frequency range: 650 MHz ~ 1300 MHz
- CLKIN frequency range: 19 MHz ~ 800 MHz.

2.11.4 DDR Memory Interface Clock Management DQS

The DQS module of the products provides the following features to support the clock requirements of the DDR memory interface:

- Detects input DQS during read operations and outputs a 90° phase-shifted DQS sampling clock
- Provides read/write pointers for DQ channel input buffer during read operations
- Provides write clock control during write operations
- Implements write leveling control during write operations

The DQS module supports multiple operating modes to meet the needs of different I/O interfaces.

2.12 Global Set/Reset (GSR)

A global set/reset (GSR) network is built in the product. There is a direct connection to core logic. It can be used as asynchronous/synchronous reset/set. The registers in CFU and I/O can be individually configured to use GSR.

2.13 Programming & Configuration

GW5AST series of FPGA Products support SRAM configuration. Each time the device is powered on, the bitstream needs to be downloaded to configure the device. You can also save the configuration data in an external Flash. After power-up, the devices load configuration data from the external Flash into the SRAM.

For more detailed information, please refer to:

- [UG704E, Arora V 138K& 75K FPGA Products Programming and Configuration User Guide](#)

2.13.1 Background Upgrade

The products support background upgrade by JTAG/SSPI/QSSPI or using the goConfig I2C IP / goConfig JTAG IP, that is, the device supports programming the external Flash without affecting the existing working state, the device can work normally according to the original configuration during the programming process. After the programming is completed, trigger RECONFIG_N with a low level or use “Reboot” to complete the online upgrade. This feature applies to the applications requiring long online time and irregular upgrades.

2.13.2 Bitstream File Encryption & Security Bit Setting

GW5AST series of FPGA Products support bitstream data encryption with 128-bit AES encryption algorithm. At the same time, GOWINSEMI adds CRC and sets security bits in the bitstream file of FPGA products by default in order to guarantee the safe and accurate transmission of configuration data. During the data configuration process, the input data is verified in real time for errors, and the device cannot be woken up by incorrect data. After the configuration of the bitstream with security bit is complete, data readback cannot be performed.

2.13.3 SEU Handler

The SEU Handler module integrated features Configuration Memory Soft Error Recovery (CMSER). It detects the possible soft errors by continuously monitoring the configuration memory and attempts to correct them within its capabilities. While the FPGA is working, it reads the configuration data frame by frame from the background and

performs ECC decoding and CRC checksum comparison to detect errors. If the error can be corrected, the calculated error-corrected data bits are rewritten to the SRAM.

The SEU Handler module functions and features are as follows:

- Based on ECC and CRC detection and correction algorithms
- CRC can report any number of bit errors during configuration of the SRAM.
- ECC supports 2-bit error location report and error correction^[1] and 4-bit error alarm in each SRAM Frame. 138K devices support 1-bit error location report and error correction and 2-bit error alarm in each 64-bit SRAM Frame.

Note!

^[1] SEU Handler can support faster error correction. Please contact local technical support for details.

- Can be enabled or disabled by user logic or enabled automatically upon program wakeup
- Supports single bit error injection by user logic for the functional verification and evaluation.

2.13.4 OTP

GW5AST series of FPGA Products provide a 128-bit OTP space and support one-time programming. Bit0~Bit31 is the user space, which can be used to store security and other important information. Bit32~Bit95 is the DNA space, which stores the 64-bit unique identification information of the device.

2.14 On Chip Oscillator

There is an internal oscillator in each of the products. During the configuration process, it can provide a clock for the MSPI programming mode during configuration. The on-chip oscillator also provides a clock resource for user designs.

Up to 64 clock frequencies can be obtained by setting the parameters. The following formula is employed to get the output clock frequency:

$$f_{\text{out}} = 210\text{MHz}/\text{Param}$$

$$f_{\text{out}} = 25\text{MHz}/\text{Param}$$

Note!

“Param” is the configuration parameter. It is 3 or an even number between 2 and 126.

3 AC/DC Characteristic

Note!

You should ensure GOWINSEMI® products are always used within recommended operating conditions and range. Data beyond the working conditions and range are for reference only. GOWINSEMI® does not guarantee that all devices will operate as expected beyond the standard operating conditions and range.

3.1 Operating Conditions

3.1.1 Absolute Max. Ratings

GW5AST-138

Table 3-1 Absolute Max. Ratings(GW5AST-138)

Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage	-0.5V	1.05V
V _{CCIO}	I/O Bank voltage	-0.5V	3.75V
V _{CCX}	Auxiliary voltage	-0.5V	3.75V
V _{CCLDO}	Voltage for the internal LDO module that powers the SRAM	-0.5V	1.98V
Gigabit Transceiver			
V _{DDHAQ*}	Analog high power supply	-0.5V	1.98V
V _{DDAQ*}	Analog core power supply	-0.5V	1.05V
V _{DDTQ*}	TX power supply	-0.5V	1.05V
V _{DDDQ*}	Digital core power supply	-0.5V	1.05V
MIPI			
V _{DDAM}	Analog core power supply	-0.5V	1.05V
V _{DDXM}	Analog auxiliary power supply	-0.5V	1.98V

Name	Description	Min.	Max.
V _{DDDM}	Digital core power supply	-0.5V	1.05V
Temperature			
Storage Temperature	Storage Temperature	-65°C	+150°C
Junction Temperature	Junction Temperature	-40°C	+125°C

3.1.2 Recommended Operating Conditions

GW5AST-138

Table 3-2 Recommended Operating Conditions(GW5AST-138)

Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage	0.87V	1.03V
V _{CCIO}	I/O Bank voltage	1V	3.465V
V _{CCX}	Auxiliary voltage	1.71V	1.89V
V _{CCLDO} ^[1]	Voltage for the internal LDO module that powers the SRAM	1.14V	1.89V
Gigabit Transceiver			
V _{DDHAQ} *	Analog high power supply	1.71V	1.89V
V _{DDAQ} *	Analog core power supply	0.87V	1.03V
V _{DDTQ} *	TX power supply	0.87V	1.03V
V _{DDDQ} *	Digital core power supply	0.87V	1.03V
MIPI			
V _{DDAM}	Analog core power supply	0.87V	1.03V
V _{DDXM}	Analog auxiliary voltage power supply	1.71V	1.89V
V _{DDDM}	Digital core power supply	0.87V	1.03V
Temperature			
T _{JCOM}	Junction temperature Commercial operation	0°C	+85°C

Note!

- ^[1] The greater the V_{CCLDO} voltage, the higher the power consumption.
- If multiple power supplies are shorted on some packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.
- The allowable ripples on V_{CC}, V_{CCIO}, and V_{CCX} are 3%, 5%, and 5% respectively.
 - For devices of which the PLL is powered directly with V_{CC}, the ripple on V_{CC} can affect the jitter characteristics of the PLL output clock.
 - The ripple on V_{CCIO} can eventually be passed on to the output waveform of the IO Buffer.

3.1.3 Power Supply Ramp Rates

Table 3-3 Power Supply Ramp Rates

Name	Min.	Typ.	Max.
V _{CC} Ramp Rate	0.1mV/μs	TBD	15mV/μs

Name	Min.	Typ.	Max.
V _{CCLDO} Ramp Rate	0.09mV/μs	TBD	15mV/μs
V _{CCX} Ramp Rate	0.005mV/μs	TBD	15mV/μs
V _{CCIO} Ramp Rate	0.06mV/μs	TBD	15mV/μs

3.1.4 Hot Socket Specifications

Table 3-4 Hot Socket Specifications

Name	Description	Condition	I/O	Max.
I _{HS}	Input or I/O leakage current	V _{IN} =V _{IL} (MAX)	I/O	150uA
I _{HS}	Input or I/O leakage current	V _{IN} =V _{IL} (MAX)	TDI, TDO, TMS,TCK	120uA

3.1.5 POR Specifications

GW5AST-138

Table 3-5 POR Voltage (GW5AST-138)

Name	Description	Name	Typ.
POR Voltage	Power on reset voltage	V _{CC}	0.72V
		V _{CCX}	1.5V
		V _{CCIO} (Bank10)	1.04V
		V _{CCLDO}	1.03V

3.1.6 ESD performance

Table 3-6 ESD - HBM

Device	HBM
GW5AST-138	HBM ≥ 2000V (GPIO) HBM ≥ 1000V (MIPI D-PHY)

Table 3-7 ESD- CDM

Device	CDM
GW5AST-138	CDM ≥ 250V

3.2 DC Characteristics

3.2.1 DC Electrical Characteristics-Recommended Operating Conditions

GW5AST-138

Table 3-8 DC Electrical Characteristics-Recommended Operating Conditions(GW5AST-138)

Name	Description	Condition	Min.	Typ.	Max.
I_{IL}, I_{IH}	Input or I/O leakage	$V_{CCIO} < V_{IN} < V_{IH}(MAX)$	-	-	210uA
		$0V < V_{IN} < V_{CCIO}$	-	-	10uA
I_{PU}	I/O Active Pull-up Current	$0 < V_{IN} < 0.7V_{CCIO}$, Pull Strength=Strong	-	-	-400uA
		$0 < V_{IN} < 0.7V_{CCIO}$, Pull Strength=Medium	-	-	-150uA
		$0 < V_{IN} < 0.7V_{CCIO}$, Pull Strength=Weak	-	-	-50uA
I_{PD}	I/O Active Pull-down Current	$V_{IL}(MAX) < V_{IN} < V_{CCIO}$, Pull Strength=Strong	-	-	400uA
		$V_{IL}(MAX) < V_{IN} < V_{CCIO}$, Pull Strength=Medium	-	-	150uA
		$V_{IL}(MAX) < V_{IN} < V_{CCIO}$, Pull Strength=Weak	-	-	50uA
C1	I/O Capacitance	-	-	5pF	8pF
$R_{ODT}^{[1]}$	Resistance of input differential On-Die Termination	$V_{CCX}=3.3V$	-	100Ω	-
V_{HYST}	Hysteresis for Schmitt Trigger inputs	$V_{CCIO}=3.3V$, Hysteresis=ON	-	400mV	
		$V_{CCIO}=2.5V$, Hysteresis=ON	-	200mV	
		$V_{CCIO}=1.8V$, Hysteresis=ON	-	100mV	
		$V_{CCIO}=1.5V$, Hysteresis=ON	-	70mV	
		$V_{CCIO}=1.2V$, Hysteresis=ON		40mV	

Note!

^[1]The Top bank and Bottom bank of 138K devices support R_{ODT} .

3.2.2 Static Current

GW5AST-138

Table 3-9 Static Current (GW5AST-138)

Name	Description	LV/UV	Typ. ^[1]
I_{CC}	Core current	LV	100 mA
I_{CCX}	V_{CCX} current	LV	9 mA
I_{CCIO}	I/O Bank current ($V_{CCIO}=2.5V$)	LV	5 mA
I_{CC_LDO}	Static current (Built-in Regulator)	LV	6 mA

Note!

^[1] The test condition for the typical value is 25°C.

3.2.3 Recommended I/O Operating Conditions

Table 3-10 Recommended I/O Operating Conditions

Name	Output V_{CCIO} (V)			Input V_{REF} (V)		
	Min.	Typ.	Max.	Min.	Typ.	Max.
LV TTL33	3.135	3.3	3.465	-	-	-
LVC MOS33	3.135	3.3	3.465	-	-	-
LVC MOS25	2.375	2.5	2.625	-	-	-
LVC MOS18	1.71	1.8	1.89	-	-	-
LVC MOS15	1.425	1.5	1.575	-	-	-
LVC MOS12	1.14	1.2	1.26	-	-	-
SSTL135	1.282	1.35	1.417	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL15	1.425	1.5	1.575	0.68	0.75	0.9
SSTL18_I	1.71	1.8	1.89	0.833	0.9	0.969
SSTL18_II	1.71	1.8	1.89	0.833	0.9	0.969
SSTL25_I	2.375	2.5	2.645	1.15	1.25	1.35
SSTL25_II	2.375	2.5	2.645	1.15	1.25	1.35
SSTL33_I	3.135	3.3	3.465	1.3	1.5	1.7
SSTL33_II	3.135	3.3	3.465	1.3	1.5	1.7
HSTL18_I	1.71	1.8	1.89	0.816	0.9	1.08
HSTL18_II	1.71	1.8	1.89	0.816	0.9	1.08
HSTL15_I	1.425	1.5	1.575	0.68	0.75	0.9
HSTL15_II	1.425	1.5	1.575	0.68	0.75	0.9

Name	Output V_{CCIO} (V)			Input V_{REF} (V)		
	Min.	Typ.	Max.	Min.	Typ.	Max.
HSTL12_I	1.14	1.2	1.26	$0.48 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.52 \times V_{CCIO}$
HSUL12	1.14	1.2	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
LPDDR	1.71	1.8	1.89	-	-	-
PCI33	3.135	3.3	3.465	-	-	-
LVPECL33E	3.135	3.3	3.465	-	-	-
MLVDS25E	2.375	2.5	2.625	-	-	-
BLVDS25E	2.375	2.5	2.625	-	-	-
RSDS25E	2.375	2.5	2.625	-	-	-
LVDS25E	2.375	2.5	2.625	-	-	-
SSTL12D_I ^[1]	1.14	1.2	1.26	-	-	-
SSTL135D_I ^[1]	1.282	1.35	1.417	-	-	-
SSTL135D ^[2]	1.282	1.35	1.417	-	-	-
SSTL15D ^[2]	1.425	1.5	1.575	-	-	-
SSTL18D_I	1.71	1.8	1.89	-	-	-
SSTL18D_II	1.71	1.8	1.89	-	-	-
SSTL25D_I ^[1]	2.375	2.5	2.625	-	-	-
SSTL25D_II ^[1]	2.375	2.5	2.625	-	-	-
SSTL33D_I ^[1]	3.135	3.3	3.465	-	-	-
SSTL33D_II ^[1]	3.135	3.3	3.465	-	-	-
HSTL12D	1.14	1.2	1.26	-	-	-
HSUL12D_I	1.14	1.2	1.26	-	-	-
HSTL15D_I	1.425	1.575	1.89	-	-	-
HSTL15D_II	1.425	1.575	1.89	-	-	-
HSTL18D_I	1.71	1.8	1.89	-	-	-
HSTL18D_II	1.71	1.8	1.89	-	-	-
LVC MOS10D	0.95	1.0	1.05	-	-	-
LVC MOS12D	1.14	1.2	1.26	-	-	-
LVC MOS15D	1.425	1.5	1.575	-	-	-
LVC MOS18D	1.71	1.8	1.89	-	-	-
LVC MOS25D	2.375	2.5	2.625	-	-	-
LVC MOS33D	3.135	3.3	3.465	-	-	-
LVDS25	2.375	2.5	2.625	-	-	-

Name	Output V_{CCIO} (V)			Input V_{REF} (V)		
	Min.	Typ.	Max.	Min.	Typ.	Max.
LVDS25	3.135	3.3	3.465	-	-	-
BLVDS25	2.375	2.5	2.625	-	-	-
BLVDS25	3.135	3.3	3.465	-	-	-
RSDS	2.375	2.5	2.625	-	-	-
RSDS	3.135	3.3	3.465	-	-	-
MINILVDS	2.375	2.5	2.625	-	-	-
MINILVDS	3.135	3.3	3.465	-	-	-
PPLVDS	2.375	2.5	2.625	-	-	-
PPLVDS	3.135	3.3	3.465	-	-	-
LPDDR	1.71	1.8	1.89	-	-	-
MIPI	1.71	1.8	1.89	-	-	-
MIPI	2.375	2.5	2.625	-	-	-
MIPI	3.135	3.3	3.465	-	-	-
MIPI_3MA	1.71	1.8	1.89	-	-	-
MIPI_4MA	1.71	1.8	1.89	-	-	-

Note!

- ^[1] Only supported on 60K/15K/25K devices.
- ^[2] Only supported on 138K devices.

3.2.4 Single ended I/O DC Characteristic

GW5AST-138

Table 3-11 Single-ended I/O DC Characteristics (GW5AST-138)

Name	V_{IL}		V_{IH}		V_{OL} (Max)	V_{OH} (Min)	$I_{OL}^{[1]}$ (mA)	$I_{OH}^{[1]}$ (mA)
	Min	Max	Min	Max				
LVCMOS33 LVTTL33	-0.3V	0.8V	2.0V	$V_{CCIO}+0.3$	0.4V	$V_{CCIO}-0.4V$	4	-4
							8	-8
							12	-12
							16	-16
							24	-24
					0.2V	$V_{CCIO}-0.2V$	0.1	-0.1
LVCMOS25	-0.3V	0.7V	1.7V	$V_{CCIO}+0.3$	0.4V	$V_{CCIO}-0.4V$	4	-4
							8	-8

Name	V _{IL}		V _{IH}		V _{OL} (Max)	V _{OH} (Min)	I _{OL} ^[1] (mA)	I _{OH} ^[1] (mA)
	Min	Max	Min	Max				
LVCMOS25	-0.3V	0.7V	1.7V	V _{CCIO} +0.3	0.4V	V _{CCIO} -0.4V	12	-12
							16	-16
							24	-24
					0.2V	V _{CCIO} -0.2V	0.1	-0.1
LVCMOS18	-0.3V	0.35 x V _{CCIO}	0.65 x V _{CCIO}	V _{CCIO} +0.3	0.4V	V _{CCIO} -0.4V	4	-4
							8	-8
							12	-12
							16	-16
							24	-24
					0.2V	V _{CCIO} -0.2V	0.1	-0.1
LVCMOS15	-0.3V	0.35 x V _{CCIO}	0.65 x V _{CCIO}	V _{CCIO} +0.3	0.4V	V _{CCIO} -0.4V	4	-4
							8	-8
							12	-12
							16	-16
					0.2V	V _{CCIO} -0.2V	0.1	-0.1
LVCMOS12	-0.3V	0.35 x V _{CCIO}	0.65 x V _{CCIO}	V _{CCIO} +0.3	0.4V	V _{CCIO} -0.4V	4	-4
							8	-8
							12	-12
					0.2V	V _{CCIO} -0.2V	0.1	-0.1
LVCMOS10	-0.3V	0.35 x V _{CCIO}	0.65 x V _{CCIO}	1.1V	0.4V	V _{CCIO} -0.4V	1.5	-0.5
PCI33	-0.3V	0.3 x V _{CCIO}	0.5 x V _{CCIO}	V _{CCIO} +0.3	0.1x V _{CCIO}	0.9 x V _{CCIO}	1.5	-0.5
SSTL18_II	-0.3V	V _{REF} -0.125V	V _{REF} +0.125V	V _{CCIO} +0.3	0.4V	V _{CCIO} -0.4V	13.4	-13.4
SSTL18_I	-0.3V	V _{REF} -0.125V	V _{REF} +0.125V	V _{CCIO} +0.3	0.40V	V _{CCIO} -0.40V	8	-8
SSTL15	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	V _{CCIO} +0.3	0.40V	V _{CCIO} -0.40V	13	-13
SSTL135	-0.3V	V _{REF} -0.09V	V _{REF} +0.09V	V _{CCIO} +0.3	0.40V	V _{CCIO} -0.40V	13	-13
HSTL18_I	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	V _{CCIO} +0.3	0.40V	V _{CCIO} -0.40V	8	-8
HSTL18_II	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	V _{CCIO} +0.3	0.40V	V _{CCIO} -0.40V	16	-16
HSTL15_I	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	V _{CCIO} +0.3	0.40V	V _{CCIO} -0.40V	8	-8
HSTL15_II	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	V _{CCIO} +0.3	0.40V	V _{CCIO} -0.40V	16	-16
HSUL12	-0.3V	V _{REF} -0.13V	V _{REF} + 0.13V	V _{CCIO} +0.3	0.40	V _{CCIO} -0.40V	0.1	-0.1

Name	V_{IL}		V_{IH}		V_{OL} (Max)	V_{OH} (Min)	$I_{OL}^{[1]}$ (mA)	$I_{OH}^{[1]}$ (mA)
	Min	Max	Min	Max				
LPDDR	-0.3V	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	0.1	-0.1

Note!

^[1] The total DC current limit(sourced and sinked) of all IOs in the same bank: the total DC current of all IOs in the same bank shall not be greater than $n \times 8\text{mA}$, where n represents the number of IOs bonded out from a bank.

3.2.5 Differential I/O DC Characteristic

GW5AST-138

Table 3-12 Differential I/O DC Characteristics (GW5AST-138)

Name	Description	Conditions	Min.	Typ.	Max.	Unit
V_{ICM}	Input Common Mode Voltage	Half the Sum of the Two Inputs	0.05		1.8	V
V_{ID}	Differential Input Threshold	Difference Between the Two Inputs	± 100	± 350	± 600	mV
I_{IN}	Input Current	Power On or Power Off			20	μA
V_{OD}	Output Voltage Differential	$(V_{OP} - V_{OM})$, $R_T = 100\Omega$	250	350	600	mV
ΔV_{OD}	Change in VOD Between High and Low				50	mV
V_{OS}	Output Voltage Offset	$(V_{OP} + V_{OM})/2$, $R_T = 100\Omega$	1.000	1.250	1.425	V
ΔV_{OS}	Change in VOS Between High and Low				50	mV
I_S	Short-circuit current	$V_{OD} = 0V$ output short-circuit			12	mA

3.3 AC Switching Characteristics

3.3.1 CFU Switching Characteristics

Table 3-13 CFU Timing Parameters

Name	Description	C2/I1		C1/I0		Unit
		Min	Max	Min	Max	
t_{LUT4_CFU}	LUT4 delay	0.297	0.539	0.371	0.674	ns
t_{SR_CFU}	Set/Reset to Register output	1.075	1.148	1.344	1.435	ns
t_{CO_CFU}	Clock to Register output	0.200	0.230	0.250	0.288	ns

3.3.2 BSRAM Switching Characteristics

Table 3-14 BSRAM Timing Parameters

Name	Description	C2/I1		C1/I0		Unit
		Min	Max	Min	Max	
t_{COAD_BSRAM}	Clock to read address / data output	1.1	1.47	1.375	1.838	ns
t_{COOR_BSRAM}	Clock to Register output	0.23	0.326	0.288	0.408	ns

3.3.3 DSP Switching Characteristics

Table 3-15 DSP Timing Parameters

Name	Description	C2/I1		C1/I0		Unit
		Min	Max	Min	Max	
t_{COIR_DSP}	Clock to output from input register	0.2	0.22	0.24	0.25	ns
t_{COPR_DSP}	Clock to output from pipeline register	0.06	0.07	0.07	0.08	ns
t_{COOR_DSP}	Clock to output from output register	0.03	0.04	0.04	0.04	ns

3.3.4 Gearbox Switching Characteristics

Table 3-16 Gearbox Timing Parameters (138K)

Name	Description	Max. ^[1]	Unit
F_{MAX_IDDR}	1:2 Gearbox maximum serial input rate	400	Mbps
F_{MAX_IDES4}	1:4 Gearbox maximum serial input rate	800	Mbps
F_{MAX_IVIDEO}	1:7 Gearbox maximum serial input rate	1500	Mbps
F_{MAX_IDES8}	1:8 Gearbox maximum serial input rate	1500	Mbps
F_{MAX_IDES10}	1:10 Gearbox maximum serial input rate	1500	Mbps

Name	Description	Max. ^[1]	Unit
FMAX _{IDES14}	1:14 Gearbox maximum serial input rate	1500	Mbps
FMAX _{IDES16}	1:16 Gearbox maximum serial input rate	1500	Mbps
FMAX _{IDES32}	1:32 Gearbox maximum serial input rate	1500	Mbps
FMAX _{ODDR}	2:1 Gearbox maximum serial output rate	400	Mbps
FMAX _{OSER4}	4:1 Gearbox maximum serial output rate	800	Mbps
FMAX _{OVIDEO}	7:1 Gearbox maximum serial output rate	1600	Mbps
FMAX _{OSER8}	8:1 Gearbox maximum serial output rate	1600	Mbps
FMAX _{OSER10}	10:1 Gearbox maximum serial output rate	1600	Mbps
FMAX _{OSER16}	16:1 Gearbox maximum serial output rate	1600	Mbps

Note!

^[1] IO logic maximum, IP-dependent.

3.3.5 On chip Oscillator Switching Characteristics

Table 3-17 On chip Oscillator Switching Characteristics

Name	Description	Min.	Typ.	Max.
f _{MAX}	Output Frequency (0°C to + 85°C)	199.5 MHz	210 MHz	220.5 MHz
	Output Frequency (-40°C to +100°C)	189 MHz	210 MHz	231 MHz
t _{DT}	Output Clock Duty Cycle	-	50%	-

3.3.6 PLL Switching Characteristics

GW5AST-138

Table 3-18 PLL Switching Characteristics

Parameter	Description	Speed Grade		Unit	Note
		C2/I1	C1/I0		
F _{INMAX}	Maximum Input Clock Frequency	800	800	MHz	
F _{INMIN}	Minimum Input Clock Frequency	19	19	MHz	
F _{PFDMAX}	Maximum Frequency at the Phase Frequency Detector	81.25	81.25	MHz	
F _{PFDMIN}	Minimum Frequency at the Phase Frequency Detector	19	19	MHz	
F _{INJITTER}	Maximum Input Clock Period Jitter	< 20% of clock input period or 1 ns Max			
F _{INDUTY}	Minimum Allowable Input Duty Cycle: 19–49 MHz	25	25	%	

Parameter	Description	Speed Grade		Unit	Note
		C2/I1	C1/I0		
F _{INDUTY}	Minimum Allowable Input Duty Cycle: 50–199 MHz	30	30	%	
	Minimum Allowable Input Duty Cycle: 200–399 MHz	35	35	%	
F _{VCOMIN}	Minimum PLL VCO Frequency	650	650	MHz	
F _{VCOMAX}	Maximum PLL VCO Frequency	1300	1300	MHz	
F _{BW}	Low PLL Bandwidth at Typical	1	1	MHz	
	High PLL Bandwidth at Typical	4	4	MHz	
T _{STAT- PHAOFFSET}	Static Phase Offset of the PLL Outputs	+/- 50	+/-50	ps	
T _{JIT- TER_CCJ_HCLK}	PLL Output cycle-cycle Jitter Thru HCLK ≥ 100MHz	<300	<300	ps	[3]
	PLL Output cycle-cycle Jitter Thru HCLK < 100MHz	<30	<30	mUI	
	PLL Output cycle-cycle Jitter Thru PCLK ≥ 100MHz	<400	<400	ps	
	PLL Output cycle-cycle Jitter Thru PCLK < 100MHz	<40	<40	mUI	
T _{JIT- TER_PJ_PCLK}	PLL Output period Jitter Thru HCLK ≥ 100MHz	<300	<300	ps	
	PLL Output period Jitter Thru HCLK < 100MHz	<30	<30	mUI	
	PLL Output period Jitter Thru PCLK ≥ 100MHz	<400	<400	ps	
	PLL Output period Jitter Thru PCLK < 100MHz	<40	<40	mUI	
T _{OUTDUTY}	PLL Output Clock Duty Cycle Precision	<50	<50	mUI	[1],[4]
T _{LOCKMAX}	PLL Maximum Lock Time	1	1	ms	
F _{OUTMAX}	PLL Maximum Output Frequency	800	800	MHz	
F _{OUTMIN}	PLL Minimum Output Frequency	6.25	6.25	MHz	[2]
T _{EXTFDVAR}	External Clock Feedback Variation	< 20% of clock input period or 1 ns Max			
RST _{MIN- PULSE}	Minimum Reset Pulse Width	10	10	ns	

Note!

- [1] This test data is derived from integer frequency divider outputs.
- [2] In Cascade mode, multiple dividers can be serially connected to achieve a reduced output frequency.
- [3] The level of output jitter correlates with the input source; this dataset is based on a low-jitter crystal as the source.
- [4] The observed duty cycle on IOs is influenced by the Clock Tree.

3.4 Gigabit Transceiver

3.4.1 Gigabit Transceiver DC Characteristics

Table 3-19 Gigabit Transceiver DC Characteristics

Name	Description	Condition	Min.	Typ.	Max.	Units
$V_{OUT_{diff_p2p}}$	Differential peak-to-peak output voltage	Transmitter output swing is set to maximum setting	—	—	V_{dda}	mV
$V_{OUT_{cm}}$	DC common mode output voltage	Equation based		$V_{DDA}/2$		mV
R_{src_term}	Differential output resistance		—	100	—	Ω
$T_{intrapairskew}$	Transmitter output pair (TXP and TXN) intra-pair skew		—	2	12	ps
$V_{IN_{diff_p2p}}$	Differential peak-to-peak input voltage (external AC coupled)		200	—	2000	mV
V_{IN}	Absolute input voltage	DC coupled $V_{DDT} = 0.9V$	−300	—	V_{dda}	mV
$V_{IN_{CM}}$	Common mode input voltage	DC coupled $V_{DDT} = 0.9V$	—	—	500	mV
R_{Term}	Differential input resistance		—	100	—	Ω
C_{EXT}	Recommended external AC coupling capacitor		—	100	—	nF

3.4.2 Gigabit Transceiver Switching Characteristics

Table 3-20 Transmitter and Receiver Data Transmission Characteristics

Name	Conditions	C2/I1		C1/I0		Unit
		Flip Chip	Wire Bond	Flip Chip	Wire Bond	
On-board applications (chip-chip) ^[1]	Maximum data rate (Typical Voltage)	12.5	10.3125	10.3125	10.3125	Gbps
	Min. data rate ^[3]	270	270	270	270	Mbps
Backplane ^[2]	Maximum data rate (Typical Voltage)	8	8	8	8	Gbps
	Min. data rate ^[4]	270	270	270	270	Mbps

Note!

- ^[1] Less channel loss for chip-chip applications.
- ^[2] For backplane applications, the maximum channel loss should be within the PCIe 3.0 standard.
- ^[3] ^[4] Oversampling enabled.

Table 3-21 PLL Specifications

Name	Conditions	C2/I1 / C1/I0		Unit
		Min	Max	
Channel PLL	Recommended Operating Conditions	1.25	6.5	GHz
Quad PLL 0	Recommended Operating Conditions	1.25	6.5	GHz
Quad PLL 1	Recommended Operating Conditions	3.8	6.5	GHz
Output lane divider ^[1]	1/2/4/8			

Note!

^[1] Lower rates can be achieved by using an Output lane divider.

Table 3-22 Reference Clock Switching Characteristics

Name	Description	Conditions	C2/I1 / C1/I0			Units
			Min.	Typ.	Max.	
F _{GREFCLK}	Reference clock frequency range		20	–	800	MHz
T _{RREFCLK}	Reference clock rise time	20% – 80%	–	200	–	ps
T _{FREFCLK}	Reference clock fall time	80% – 20%	–	200	–	ps
T _{DCREFCLK}	Reference clock duty cycle	Transceiver PLL only	40	50	60	%

Table 3-23 PLL Lock Time Adaptation

Name	Description	C2/I1 / C1/I0			Units
		Min.	Typ.	Max.	
T _{GPLLLOCK}	Initial PLL lock	–	–	2	ms

3.5 Hard MIPI D-PHY

3.5.1 MIPI D-PHY Input Timing and Levels

Table 3-24 High Speed(Differential) Input DC Specification

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
V_{CMRX}	Common-mode Voltage in High Speed Mode	-	70	-	330	mV
V_{IDTH}	Differential Input HIGH Threshold	$0.08 \text{ Gbps} \leq \text{Data-Rate} \leq 1.5 \text{ Gbps}$	70	-	-	mV
		$1.5 \text{ Gbps} \leq \text{Data-Rate} \leq 2.5 \text{ Gbps}$	40	-	-	mV
V_{IDTL}	Differential Input LOW Threshold	$0.08 \text{ Gbps} \leq \text{Data-Rate} \leq 1.5 \text{ Gbps}$	-	-	-70	mV
		$1.5 \text{ Gbps} \leq \text{Data-Rate} \leq 2.5 \text{ Gbps}$	-	-	-40	mV
V_{IHHS}	Input HIGH Voltage(for HS mode)	-	-	-	460	mV
V_{ILHS}	Input LOW Voltage	-	-40	-	-	mV
$V_{TERM-EN}$	Single-ended voltage for HS Termination Enable	-	-	-	450	mV
Z_{ID}	Differential Input Impedance	-	80	100	120	Ω

Table 3-25 High Speed(Differential) Input AC Specification

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
$\Delta V_{CMRX}(HF)$	Common-mode Interference(>450 MHz)	$0.08 \text{ Gbps} \leq \text{Data-Rate} \leq 1.5 \text{ Gbps}$	-	-	100	mV
		$1.5 \text{ Gbps} \leq \text{Data-Rate} \leq 2.5 \text{ Gbps}$	-	-	50	mV
$\Delta V_{CMRX}(LF)$	Common-mode Interference(50MHz~450 MHz)	$0.08 \text{ Gbps} \leq \text{Data-Rate} \leq 1.5 \text{ Gbps}$	-50	-	50	mV
		$1.5 \text{ Gbps} \leq \text{Data-Rate} \leq 2.5 \text{ Gbps}$	-25	-	25	mV
C_{CM}	Common-mode Termination	-	-	-	60	pF

Table 3-26 Low Power(Single-Ended) Input DC Specifications

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
V_{IH}	Low Power Mode Input HIGH Voltage	-	760	-	-	mV

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
V_{ILHS}/V_{IL}	Low Power Mode Input LOW Voltage	-	-	-	550	mV
V_{HYST}	Low Power Mode Input Hysteresis	-	25	-	-	mV
I_{LEAK}	Pin Leakage Current	-	-10	-	10	uA

3.5.2 MIPI D-PHY Output Timing and Levels

GW5AST-138

Table 3-27 Low Power(Single-Ended) Output DC Specifications (GW5AST-138)

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
V_{OH}	Low Power Mode Thevenin Output High Level Voltage	$0.08 \text{ Gbps} \leq \text{Data-Rate} \leq 1.5 \text{ Gbps}$	1.1	1.2	1.3	V
		$\text{DataRate} > 1.5 \text{ Gbps}$	0.95	-	1.3	mV
V_{OL}	Low Power Mode Thevenin Output Low Level Voltage	-	-50	-	50	mV
Z_{OLP}	Output Impedance in LP mode	-	110	-	-	Ω

Table 3-28 Low Power(Single-Ended) Output AC Specifications (GW5AST-138)

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
t_R	15%~85% Rise Time	-	-	-	25	ns
t_F	85%~15% Fall Time	-	-	-	25	ns
t_{REOT}	HS-LP Mode Rise and Fall Time, 30%~85%	-	-	-	35	ns
C_{LOAD}	Load Capacitance	-	0	-	70	pF

3.5.3 MIPI D-PHY Switching Characteristics

Table 3-29 MIPI D-PHY RX Switching Characteristics

Speed Grade	Conditions	Fmin (Typical Voltage)	Fmax (Typical Voltage)	Unit
C2/I1	-	-	2.5	Gbps
C1/I0	-	-	2.5	Gbps

Table 3-30 MIPI D-PHY TX Switching Characteristics

Speed Grade	Conditions	Fmin (Typical Voltage)	Fmax (Typical Voltage)	Unit
C2/I1	-	-	2.5	Gbps
C1/I0	-	-	2.5	Gbps

3.5.4 Data-Clock Timing Specifications

Table 3-31 Data-Clock Timing Specifications

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
T _{SKW(TX)}	Data to Clock Skew	0.08 Gbps $\leq$ Data-Rate $\leq$ 1.5 Gbps	-0.15	-	0.15	UIINST
		1.5 Gbps $\leq$ Data-Rate $\leq$ 2.5 Gbps	-0.2	-	0.2	UIINST
T _{SETUP(RX)}	Input Data Setup Before CLK	0.08 Gbps $\leq$ Data-Rate $\leq$ 1.5 Gbps	0.15	-	-	UI
		1.5 Gbps $\leq$ Data-Rate $\leq$ 2.5 Gbps	0.2	-	-	UI
T _{HOLD(RX)}	Input Data Hold After CLK	0.08 Gbps $\leq$ Data-Rate $\leq$ 1.5 Gbps	0.15	-	-	UI
		1.5 Gbps $\leq$ Data-Rate $\leq$ 2.5 Gbps	0.2	-	-	UI
F _{IN}	Input frequency to GPLL for DPHY	-	19	-	400	MHz
UI Instantaneous	Ulinst	-	-	-	12.5	ns
UI Variation	Δ UI	0.08 Gbps $\leq$ Data-Rate $\leq$ 1.5 Gbps	-0.1	-	0.1	ns
		DataRate > 1.5Gbps	-0.05	-	0.05	ns

3.6 Configuration Interface Timing Specification

GW5AST series of FPGA Products support mutiple GowinConfig configurations: SSPI, MSPI, Master CPU, Slave CPU, Master SERIAL, Slave SERIAL. For more detailed information, see:

- [UG704, Arora V 138K&75K FPGA Products Programming and Configuration User Guide](#)

4 Ordering Information

4.1 Part Name

Figure 4-1 Part Naming Examples-ES





Figure 4-2 Part Naming Examples-Production



Note!


- For the further detailed information about the package information, please refer to [1.2 Product Resources](#).
- The LittleBee family devices and Arora family devices of the same speed grade have different speeds.
- Both “C” and “I” are used in GOWIN part name marking for one device, such as C1/I0, C2/I1, etc. GOWIN devices are screened using industrial standards, so one same device can be used for both industrial (I) and commercial (C) applications. The maximum temperature of the industrial grade is 100°C, and the maximum

temperature of the commercial grade is 85°C. Therefore, if the same chip meets the speed grade 2 in the commercial grade application, the speed grade is 1 in the industrial grade application.

4.2 Package Mark

The device information of GOWINSEMI is marked on the chip surface, as shown in Figure 4-3.

Figure 4-3 Package Mark Examples



Note!

- ^[1] The first two lines in the right figure above are the “Part Number”.
- ^[2] The fifth character of the Date Code indicates the device version.

5 About This Guide

5.1 Purpose

This data sheet describes the features, product resources, structure, AC/DC characteristics, and the ordering information of GW5AST series of FPGA Products, making it easier for users to understand the products, which will help in the selection and use of the device.

5.2 Related Documents

The latest user guides are available on the GOWINSEMI website. You can find the related documents at www.gowinsemi.com:

- [UG704, Arora V 138K FPGA Products Programming and Configuration User Guide](#)
- [UG1102, GW5AST series of FPGA Products Products Package and Pinout Manual](#)
- [UG986, GW5AS-138 Pinout](#)

5.3 Terminology and Abbreviations

The terminology and abbreviations used in this manual are as shown in [Table 5-1](#).

Table 5-1 Terminology and Abbreviations

Terminology and Abbreviations	Full Name
ADC	Analog to Digital Converter
AER	Advanced Error Reporting
ALU	Arithmetic Logic Unit
BSRAM	Block Static Random Access Memory
CFU	Configurable Function Unit
CLS	Configurable Logic Section

Terminology and Abbreviations	Full Name
CMSE	Configuration Memory Soft Error Recovery
CRU	Configurable Routing Unit
CSI	Camera Serial Interface
CTC	Clock Tolerance Compensation
CTLE	Continuous Time Linear Equalizer
DCS	Dynamic Clock Selector
DFF	D Flip-flop
DNA	Device Identifier
DP	True Dual Port 16K BSRAM
DSI	Display Serial Interface
DSP	Digital Signal Processing
ECC	Error Correction Code
ECRC	End-to-End Cyclic Redundancy Check
ESD	Electro-Static Discharge
FIFO	First In First Out
FPG	FCPBGA
FPGAs	Field Programmable Gate Array
GCLK	Global Clock
GPIO	Gowin Programmable IO
GSR	Global Set/Reset
HCLK	High Speed Clock
IOB	Input/Output Block
LUT	Look-up Table
LW	Long Wire
mDRP	Mini Dynamic Re-Program Port
MIPI	Mobile Industry Processor Interface
OTP	One Time Programmable
PLL	Phase-locked Loop
REG	Register
SDP	Semi Dual Port 16K BSRAM
SP	Single Port 16K BSRAM
SSRAM	Shadow Static Random Access Memory

Terminology and Abbreviations	Full Name
TDM	Time Division Multiplexing

5.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com

E-mail: support@gowinsemi.com

