KVM on ARM

Zhao Zhenlong <zhaozhl@inspur.com>

Outline

- Background
- ARM Virtualization Extension
- KVM on ARM
- Current State


Background

- More powerful ARM processor
- 64-bit support
- Server virtualization benefits
 - high availability
 - server consolidation
 - load balance
 - isolation and security



More

- Debug
- Testing environment
- OPNFV on ARM
- Phone virtualization
 - run iOS on Android
 - legacy system support



OPNFV on ARM: Software Components

About Virtualization

- Formal Requirements for Virtualizable Third Generation Architectures
 - Popek and Goldberg, 1974
- Essentially Identical
 - A program running under the hypervisor should exhibit a behaviour essentially identical to that demonstrated when running on an equivalent machine directly.
- Efficiency
 - A statistically dominant fraction of machine instructions must be executed without hypervisor intervention.
- Resource control
 - The hypervisor should be in complete control of virtualized resources

ARM Virtualization Extensions


Evolution of ARM VE

- SMP
- Security extension

- · HW TLB broadcast
- HW cache coherency
- Thumb-2 ISA

- · LPAE
- Virtualization extensions
- Generic timers
- New AArch64 mode
- · New A64 ISA
- · 64bit all the way
- Full 32bit compatibility

- New atomic inst
- · New SIMD inst
- · MM improves
- · VMIDs expanded
- VHE




ARM1136,ARM1176, ARM11 MPCore

ARMv7-A Cortex-A5,A8,A9 ARMv8-A Cortex-A53,A57,A72,A73

ARM VE

- EL2 for hypervisor
 - Scheduling and resource sharing
 - Support Trap-and-Emulation
 - Hypervisor decides what to trap for efficiency and syndrome support for trapping key instructions
 - Guests can call into EL2 using HVC instruction for para-virtualization
- Second stage translation
 - Adds an extra level IPA between VA and PA using nested page tables
 - TLBs are tagged by Virtual Machine ID (VMID)
 - System MMU aids memory management
- Virtualization support is considered in standard architecture peripherals designing
 - GIC and timers

Exception levels in AArch64



AArch64 Registers

Debug/Async/Irq/Fiq masks SP select

PState NZCV DAIF CurrentEL SPSeI + VFP/SIMD/Debug .etc


X0 / W0 X1 / W1 X2 / W2

.

Arith/Cond flags User/Kernel/HYP/Secure

X27 / W27 X28 / W28 X29 / W29 X30 / W30


Frame Pointer
Procedure Link Register



general-purpose register

special register

AArch64 Registers Cont.





Exception Class: cause of exception

Instruction Length: 0 for 16-bit, 1 for 32-bit

Instruction Specific Syndrome : EC information

system register

EL2

- Access to hypervisor control registers
- Controls stage-2 translations
- Entry through exception
- Exit by exception return

Booting at EL2

el2_setup in arch/arm64/kernel/head.S

```
if CurrentEL == #CurrentEL EL2:
                                   ENTRY( hyp stub vectors)
                                        ventry el2 sync invalid
                                                                    el1 sync:
                                        ventry el2_irq_invalid
                                                                        mrs x30, esr el2
  • if CONFIG ARM64 VHE:
                                                                        lsr x30, x30, #ESR ELx EC SHIFT
                                        ventry el2_fiq_invalid
                                        ventry el2_error_invalid
                                                                        cmp x30, #ESR_ELX_EC_HVC64

    mark #BOOT CPU MODE/EL2

                                                                        b.ne
                                        ventry el2_sync_inva/id
                                                                        cmp x0, #HVC_GET_VECTORS
                                        ventry el2_irq_inva/id
  • else:
                                                                        b.ne
                                        ventry el2 fiq invalid
                                                                        mrs x0, vbar_el2
                                        ventry el2_error/invalid
     • install_el2_stub
                                                                        cmp x0, #HVC_SET_VECTORS
                                        ventry ell sync
                                                                        b.ne
         set vbar_el2 to
                                        ventry el1_irq_invalid
                                                                        msr vbar_el2, x1
                                                el1_fiq_invalid
             hyp_stub_vectors
                                        ventry
                                        ventry el1 error invalid

    mark #BOOT_CPU_MODE_EL2


                                        ventry el1 sync invalid
                                        ventry el1_irq_invalid
                                                                    9: eret

    eret back to EL1

                                                                    ENDPROC(el1_sync)
                                        ventry el1_fiq_invalid
                                        ventry el1 error invalid
                                   ENDPROC( hyp stub vectors)
• else:
```


mark #BOOT_CPU_MODE_EL1

Stage-2 Translation




Stage 2 SMMU Translation

- Stage 1 SMMU Translation
 - gather contiguous block of mem at VA space
 - dismiss bounce buffers
- Stage 2 SMMU Translation
 - Guest directly DMA
 - Guest device operating isolation



GICv2

- Hypervisor receives hardware interrupts and controls the guest view of injected interrupts using List Registers
- GIC hardware ensures interrupt ACK and EOI is handled without exiting the guest
- GIC v2.0 include hardware virtualization
 - Virtual CPU interface
 - List Register
 - Distributor needs emulation
- GIC revision constrains the size and capability of the VM
 - GICv2: maximum 8 vCPUs per VM
 - GICv3: zillions of vCPUs per VM, device isolation
 - GICv4: direct injection of MSI



Timer

- Hardware assists time virtualization
- Global counter is always on with fixed frequency and has different view in different exception-level
 - EL2 view and physical EL1 view can both get physical counter
 - Virtual EL1 view, Virtual counter = Physical counter + offset
 - No trap when guest reads counter
- Per-CPU EL2 timer
- Two per-CPU EL1 timer
 - A physical timer
 - A virtual timer, with the same virtual offset


ARM and x86

- Separate mode vs Orthogonal privilege rings
 - EL2 is not a superset of normal privileged EL0/EL1
 - control registers must be programmed in EL2
 - overhead transitioning between EL2 and EL1
 - Linux kernel cannot directly run under EL2
- RISC-style vs CISC-style
 - x86 hardware automatically save to/restore from VMCS when context switching
 - ARM leaves it up to software to decide which state needs to be saved and restored
 - ARM has separate registers in VHE while x86 switching between root and non-root

KVM on ARM

KVM

- kvm_fd = open("/dev/kvm");
- vm_fd = ioctl(kvm_fd, KVM_CREATE_VM, 0);
- posix_memalign(&mem, PAGE_SIZE, 0x20000000);
- ioctl(kvm_fd, KVM_SET_USER_MEMORY_REGION, mem);
- vcpu_fd = ioctl(vm_fd, KVM_CREATE_VCPU, 0);
- thread_start(run_vcpu(vcpu_fd));
- while (1)
 - process_io();




kvm: the Linux Virtual Machine Monitor

EL2 not superset of EL1


- EL2 is a completely different CPU mode from EL1
 - Different registers
 - Separate address space and different memory model
- Run Linux in EL2 requires too many changes
 - ARM Linux guest kernel should be able to run in EL1
- Potential performance problems in EL2
 - Only one Translation Table Base Register (TTBR0_EL2)

Split-Mode Virtualization

- Lowvisor in EL2
 - Configure hardware to set up execution context
 - Enforce protection and isolation
 - Context Switch
 - Receive interrupts and exceptions
- Highvisor in EL1
 - other functions in KVM





Split-Mode Virtualization



CPU Virtualization

- Running VMs have to go through Hyp mode
- VM data structures must be mapped in Hyp mode
- Context switching guest accessible registers
- Trap access to other registers and emulate in software






Guest Exit Events

- Physical interrupt delivery
 - All the guest interrupts are virtual
 - Physical interrupts must be handled by the host
- Stage 2 fault
 - Can be either a translation, permission, or access fault
- HVC / SMC instruction
 - hypercalls / For secure mode services
- WFI (Wait For Interrupt) instruction
 - When the guest is waiting for an interrupt
- Blocking WFE (Wait For Event) instruction
 - To efficiently implement directed yield on blocking spinlock
- A few privileged system registers and operations

Exception Handling

```
ENTRY(__kvm_hyp_vector)
   ventry el2t_sync_invalid
                                   // Synchronous EL2t
   ventry el2t irg invalid
                                   // IRQ EL2t
   ventry el2t_fiq_invalid
                                   // FIQ EL2t
   ventry el2t error invalid
                                   // Error EL2t
   ventry el2h_sync_invalid
                                   // Synchronous EL2h
           el2h_irq_invalid
                                   // IRQ EL2h
   ventry
           el2h_fiq_invalid
                                   // FIQ EL2h
   ventry
           el2h_error_invalid
                                   // Error EL2h
   ventry
           el1 sync
                               // Synchronous 64-bit EL1
   ventry
   ventry el1_irq
                               // IRQ 64-bit EL1
   ventry el1_fiq_invalid
                                   // FIQ 64-bit EL1
   ventry el1_error_invalid
                                   // Error 64-bit EL1
                               // Synchronous 32-bit EL1
           el1_sync
   ventry
   ventry el1_irq
                               // IRQ 32-bit EL1
   ventry el1 fig invalid
                                   // FIQ 32-bit EL1
   ventry el1 error invalid
                                   // Error 32-bit EL1
ENDPROC( kvm hyp_vector)
```

| Europilon taken from | Offset for exception type | | | |
|---|---------------------------|-------------|-------------|-------------------|
| Exception taken from | Synchronous | IRQ or vIRQ | FIQ or vFIQ | SError or vSError |
| Lower Exception level, where the implemented level immediately lower than the target level is using AArch64.* | 8x400 | 0x450 | 0x500 | 0x580 |



Hypervisor to VM Switch

- store all highvisor GP registers on the Hyp stack
- save all highvisor-specific configuration registers onto the Hyp stack
- configure Hyp mode to trap VM exit events
- set VTTBR and enable Stage-2 address translation
- configure the VGIC and timer for the VM
- load the VM's configuration registers onto the hardware
- restore all guest GP registers
- trap into either user or kernel mode

Memory Virtualization

- Based on Stage-2 translation
 - Enable when running in a VM
 - Disable when running in the highvisor and lowvisor
- Stage-2 translation page tables is managed by highvisor
 - Allocates memory for a VM
 - Accesses to unallocated addresses will cause stage-2 page faults

VM Page Table Setup

- Create a blank stage-2 PGD
- Run vcpu
- VM generates stage-2 fault and trap to EL2
 - EC = 0x24(ESR_ELx_EC_DABT_LOW) in ESR
 - missing stage-2 translation table entry
- Capture fault information
 - vcpu->arch.fault.hpfar_el2 / ESR_ELx_WNR
- Create stage-2 mapping
 - kvm_handle_guest_abort
 - if not MMIO, fix it using user_mem_abort(vcpu, fault_ipa, memslot, hva, fault_status)
- Run vcpu


I/O Virtualization


- All I/O are load/store to MMIO device regions
- Stage-2 tranlation fault
 - io_mem_abort(vcpu, run, fault_ipa)
 - not in RAM considered I/O operation
 - emulations in kernel-space (e.g. vgic-v2/v3)
 - fault address can be routed to user-space
- ESR_EL2 provides emulation hints
 - decode_hsr(vcpu, &is_write, &len)

Interrupt Virtualization

- Virtual interrupts
 - Generated by QEMU devices or virtual IPI
 - Raised to virtual CPU by programming list registers
- Distributor mechanism is needed between QEMU device and virtual CPU interface
 - Emulated distributor as part of highvisor schedules virtual interrupt
 - QEMU device raise virtual interrupt to emulated distributor by userspace interface
 - Pending interrupts are written into the list registers

Xen and KVM





- Xen hypercall
 - HVC Instruction
 - Xen handler
 - Return to VM

- KVM hypercall
 - HVC Instruction
- Switch to EL1
- Return to host kernel
- KVM handler
- Return to VM
- HVC Instruction
- Switch to EL2

Scheduling

| | KVM | Xen |
|------------------------------|--|---|
| save/ restore overhead | heavy host state | light-weight hypervisor state |
| VM-to-VM switch | trap to EL2, switch to Host OS trap to EL2, switch to Guest OS | trap to EL2 switch two VMs' EL1 context |
| scheduler position | call KVM_RUN usually using pthread kernel scheduler in EL1 | Xen own scheduler in EL2 |
| scheduing mechanism | top-to-bottom polling based active scheduling | bottom-to-top event driven passive scheduling |

10 Performance

| | KVM | Xen | |
|---------------------|--|---|--|
| device emulation | direct access hardware and VM memory | in Dom0 with virtualized memory | |
| vGIC emulation | in EL1 with double trap | direct in EL2 | |
| output path | traps to EL2, then to EL1, sync send data (more fast) | traps to EL2, async signal Dom0 send data, slow signaling between VMs | |
| input path | kernel receives data and wakes up receiving VM's vcpu thread by physical IPI | traps from Dom0 in EL1 to EL2, signaling VM to receive data by physical IPI | |

Current State


State of KVM/ARM

- Debug support
- Virtualization Host Extensions (kernel at EL2)
- Virtual PMU
- 16K pages
- VGIC rewrite
- MSI support

from KVM Forum 2016 - Keynote

VHE

- Virtualization Host Extensions
 - E2H bit
- EL2 becomes a strict superset of EL1
 - almost no system register sharing reduces switch overhead
 - some trap become functions call
- Access extra EL2 registers transparently
 - actually EL2 registers when access EL1 registers
- Expand memory translation capabilities of EL2
 - no need HYP mappings
- host OS to be run at EL2 with minimal changes
 - but still lot of work to do



References

- mainline kernel source code (current 4.8)
- ARM® Cortex®-A Series Programmer's Guide for ARMv8-A
- ARM® ARM ARMv8, for ARMv8-A architecture profile
- KVM/ARM: Experiences Building the Linux ARM Hypervisor, ASPLOS'14
- ARM Virtualization: Performance and Architectural Implications, ISCA'16
- Virtualization and the ARM architecture, XDS'15 by Marc Zyngier
- KVM/arm64 Architectural Evolutions, LCA'15 by Marc Zyngier
- kvm: the Linux Virtual Machine Monitor, OLS'07 by Avi Kivity

Thanks