Efficient Design Space Exploration for Dynamic & Speculative High-Level Synthesis

Dylan Leothaud, Jean-Michel Gorius, Simon Rokicki, Steven Derrien Taran Team, Univ Rennes, IRISA, Inria








High-Level Synthesis

High-Level Synthesis (HLS) tools generate HDL from C++ description

FPL'24 2


High-Level Synthesis

High-Level Synthesis (HLS) tools generate HDL from C++ description




High-Level Synthesis

High-Level Synthesis (HLS) tools generate HDL from C++ description




HLS automatically generates pipelined hardware

What can I use HLS for?



What can I use HLS for?

What can I do with HLS in 2024?




HLS tools struggle at efficiently scheduling kernels with irregular control-flow


SOTA commercial HLS tools rely on static scheduling

```
while (1) {
    // 2 cycles
    if (C(x)) {
        // 1 cycle
        x = F(x);
    } else {
        // 3 cycles
        x = S(x);
    }
}
```

FPL'24 4


SOTA commercial HLS tools rely on static scheduling







FPL'24 4

SOTA commercial HLS tools rely on static scheduling




```
while (1) {
    // 2 cycles
    if (C(x)) {
        // 1 cycle
        x = F(x);
    } else {
        // 3 cycles
        x = S(x);
    }
}
```







SOTA commercial HLS tools rely on static scheduling



```
while (1) {
    // 2 cycles
    if (C(x)) {
        // 1 cycle
        x = F(x);
    } else {
        // 3 cycles
        x = S(x);
    }
}
```







SOTA commercial HLS tools rely on static scheduling

→ Data dependency

Control dependency







SOTA commercial HLS tools rely on static scheduling

→ Data dependency

Control dependency







SOTA commercial HLS tools rely on static scheduling

→ Data dependency

Control dependency

```
while (1) {
    // 2 cycles
    if (C(x)) {
        // 1 cycle
        x = F(x);
    } else {
        // 3 cycles
        x = S(x);
    }
}
```







Static scheduling is pessimistic: based on worst case behavior

Dynamic scheduling [1] adapts execution at runtime to prevent unnecessary stalls









Dynamic scheduling [1] adapts execution at runtime to prevent unnecessary stalls

```
→ Data dependency→ Control dependency
```

```
while (1) {
    // 2 cycles
    if (C(x)) {
        // 1 cycle
        x = F(x);
    } else {
        // 3 cycles
        x = S(x);
    }
}
```







Dynamic scheduling [1] adapts execution at runtime to prevent unnecessary stalls

Data dependencyControl dependency

```
while (1) {
    // 2 cycles
    if (C(x)) {
        // 1 cycle
        x = F(x);
    } else {
        // 3 cycles
        x = S(x);
    }
}
```







Dynamic scheduling [1] adapts execution at runtime to prevent unnecessary stalls

Data dependencyControl dependency

```
while (1) {
    // 2 cycles
    if (C(x)) {
        // 1 cycle
        x = F(x);
    } else {
        // 3 cycles
        x = S(x);
    }
}
```







Dynamic scheduling [1] adapts execution at runtime to prevent unnecessary stalls

→ Data dependency→ Control dependency

```
while (1) {
    // 2 cycles
    if (C(x)) {
        // 1 cycle
        x = F(x);
    } else {
        // 3 cycles
        x = S(x);
    }
}
```







Dynamic scheduling [1] adapts execution at runtime to prevent unnecessary stalls


→ Data dependency→ Control dependency


```
while (1) {
    // 2 cycles
    if (C(x)) {
        // 1 cycle
        x = F(x);
    } else {
        // 3 cycles
        x = S(x);
    }
}
```






Speculative scheduling [2,3] starts future iterations by predicting conditions






the gamma node selects the fast input

Speculative scheduling [2,3] starts future iterations by predicting conditions







the gamma node selects the fast input

[2] S. Derrien, T. Marty, S. Rokicki, T. Yuki (2020). Toward Speculative Loop Pipelining for High-Level Synthesis. IEEE TCAD. [3] L. Josipović, A. Guerrieri, P. Ienne (2019). Speculative Dataflow Circuits. FPGA'19


Speculative scheduling [2,3] starts future iterations by predicting conditions






the gamma node selects the fast input


Speculative scheduling [2,3] starts future iterations by predicting conditions






the gamma node selects the fast input

Speculative scheduling [2,3] starts future iterations by predicting conditions







the gamma node selects the fast input

[2] S. Derrien, T. Marty, S. Rokicki, T. Yuki (2020). Toward Speculative Loop Pipelining for High-Level Synthesis. IEEE TCAD. [3] L. Josipović, A. Guerrieri, P. Ienne (2019). Speculative Dataflow Circuits. FPGA'19


Speculative scheduling [2,3] starts future iterations by predicting conditions






the gamma node selects the fast input

Speculative scheduling [2,3] starts future iterations by predicting conditions







the gamma node selects the fast input

[2] S. Derrien, T. Marty, S. Rokicki, T. Yuki (2020). Toward Speculative Loop Pipelining for High-Level Synthesis. IEEE TCAD. [3] L. Josipović, A. Guerrieri, P. Ienne (2019). Speculative Dataflow Circuits. FPGA'19


Speculative scheduling [2,3] starts future iterations by predicting conditions






the gamma node selects the fast input


Speculative scheduling [2,3] starts future iterations by predicting conditions






the gamma node selects the fast input

Speculative scheduling [2,3] starts future iterations by predicting conditions







the gamma node selects the fast input

[2] S. Derrien, T. Marty, S. Rokicki, T. Yuki (2020). Toward Speculative Loop Pipelining for High-Level Synthesis. IEEE TCAD. [3] L. Josipović, A. Guerrieri, P. Ienne (2019). Speculative Dataflow Circuits. FPGA'19

Speculative scheduling [2,3] starts future iterations by predicting conditions





the gamma node selects the fast input

[2] S. Derrien, T. Marty, S. Rokicki, T. Yuki (2020). Toward Speculative Loop Pipelining for High-Level Synthesis. IEEE TCAD. [3] L. Josipović, A. Guerrieri, P. Ienne (2019). Speculative Dataflow Circuits. FPGA'19

Use case: Automatically synthesize a pipelined CPU

RISC-V 32i Simulator


```
while (1) {
  instruction = fetch(pc);
  decoded = decode(instruction);
  switch (decoded.opcode) {
  case ADD:
    regs[decoded.rd] =
       regs[decoded.rs1] + regs[decoded.rs2];
    pc = pc + 4;
    break;
  case SUB:
    regs[decoded.rd] =
       regs[decoded.rs1] - regs[decoded.rs2];
    pc = pc + 4;
    break;
  ...
  }
}
```

FPL'24 7

Use case: Automatically synthesize a pipelined CPU

RISC-V 32i Simulator

```
while (1) {
  instruction = fetch(pc);
  decoded = decode(instruction);
  switch (decoded.opcode) {
  case ADD:
    regs[decoded.rd] =
        regs[decoded.rs1] + regs[decoded.rs2];
    pc = pc + 4;
    break;
  case SUB:
    regs[decoded.rd] =
        regs[decoded.rs1] - regs[decoded.rs2];
    pc = pc + 4;
    break;
  ...
  }
}
```




Use case: Automatically synthesize a pipelined CPU

RISC-V 32i Simulator

```
while (1) {
  instruction = fetch(pc);
  decoded = decode(instruction);
  switch (decoded.opcode) {
  case ADD:
    regs[decoded.rd] =
       regs[decoded.rs1] + regs[decoded.rs2];
    pc = pc + 4;
    break;
  case SUB:
    regs[decoded.rd] =
       regs[decoded.rs1] - regs[decoded.rs2];
    pc = pc + 4;
    break;
  ...
  }
}
```






Use case: Automatically synthesize a pipelined CPU

RISC-V 32i Simulator

```
while (1) {
  instruction = fetch(pc);
  decoded = decode(instruction);
  switch (decoded.opcode) {
  case ADD:
    regs[decoded.rd] =
       regs[decoded.rs1] + regs[decoded.rs2];
    pc = pc + 4;
    break;
  case SUB:
    regs[decoded.rd] =
       regs[decoded.rs1] - regs[decoded.rs2];
    pc = pc + 4;
    break;
  ...
  }
}
```



→ 752M possibilities!




Exhaustive search is not possible!

Our Contribution

In this work, we address the problem of where, and how, to speculate

We build on an existing Speculative & dynamic HLS framework [4]




[4] Gorius, J.-M., Rokicki, S., and Derrien, S. (2022). SpecHLS: Speculative Accelerator Design using High-Level Synthesis. 8

Our Contribution

In this work, we address the problem of where, and how, to speculate

We build on an existing Speculative & dynamic HLS framework [4]




[4] Gorius, J.-M., Rokicki, S., and Derrien, S. (2022). SpecHLS: Speculative Accelerator Design using High-Level Synthesis. 8

Our Contribution


In this work, we address the problem of where, and how, to speculate


We build on an existing Speculative & dynamic HLS framework [4]





[4] Gorius, J.-M., Rokicki, S., and Derrien, S. (2022). SpecHLS: Speculative Accelerator Design using High-Level Synthesis. 8


Find speculation configurations
















Illustration on a synthetic example

while (1) { if (C3(x)) { x = S2(x);} else { if (C4(x))tmp = x;else tmp = F1(x);if (C1(tmp)) x = S1(x);else x = F3(tmp);



Configurations probabilities gamma probabilities are not independent

Dataflow representation




3⁴=81 possible speculation configurations for this example

ex: 50%

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has a static II of 1
- The configuration is minimal
 - The mispeculation probability is lower than a threshold

Configuration	II	Mispeculation probability
Ø	3	0%
	•••	




ex: 50%

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has a static II of 1
- The configuration is minimal
- The mispeculation probability is lower than a threshold

Configuration	II	Mispeculation probability	
Ø	3	0%	
γ₂ →1; γ₃ →1;	2		
•••			




ex: 50%

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has a static II of 1
- The configuration is minimal
- The mispeculation probability is lower than a threshold

Configuration	II	Mispeculation probability
Ø	3	0%
γ ₂ →1; γ ₃ →1;	2	
γ₂ →0; γ₃→1	1	90%
	•••	




ex: 50%

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has a static II of 1
- The configuration is minimal
 - The mispeculation probability is lower than a threshold

Configuration	II	Mispeculation probability
Ø	3	0%
γ₂ →1; γ₃ →1;	2	
γ₂ →0 ; γ₃ →1	1	90%
γ₁→0; γ₃→0; γ₄→1	1	45%
	•••	




ex: 50%

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has a static II of 1
- The configuration is minimal
- The mispeculation probability is lower than a threshold


Configuration	Ш	Mispeculation probability
Ø	3	0%
γ₂ →1; γ ₃ →1;	2	
γ₂ →0; γ₃ →1	1	90%
γ₁ →0; γ ₃→0; γ₄→1	1	45%
γ₁→0; γ₃→0	1	40%
	•••	



Proposed approach: a branch and bound algorithm

Branch-and-bound algorithm find every valid configurations

Configuration sorted by increasing speculation profitability



Experimental validation: a scalable approach

Benchmark	De	Runtime		
20	γ -nodes	Baseline	Heuristics	
FPU	21	30.9B	116k	1055s
SpMM	12	708k	60	6s
RISC-V CPU	16	752M	1.46k	263s
Superscalar	16	178M	1.19k	177s

The proposed approach decreases by several orders of magnitude the number of explored configurations

Experimental validation: a scalable approach

Benchmark	De	Runtime		
	γ -nodes	Baseline	Heuristics	
FPU	21	30.9B	116k	1055s
SpMM	12	708k	60	6s
RISC-V CPU	16	752M	1.46k	263s
Superscalar	16	178 M	1.19k	177s

The proposed approach decreases by several orders of magnitude the number of explored configurations

Conclusion

Speculation opens up new opportunities for High-Level Synthesis

One challenge is to discover where, and how, to apply speculation

With our approach, it is possible to explore real-world examples within a reasonable time frame.