Efficient Design Space Exploration for Dynamic & Speculative High-Level Synthesis

Dylan Leothaud, Jean-Michel Gorius, Simon Rokicki, Steven Derrien Taran Team, Univ Rennes, IRISA, Inria







Modern Hardware landscape


High performance processors

Hardware accelerators

Embedded processors (Highly customized)










How to design all these circuits?

Manual hardware design using Verilog



```
module vec mul
                                                                                     vec_mul_mul_32s_32s_32_1_1 #(
                                                                                                                                                                                    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_rst,
                                                                                         .NUM_STAGE( 1 ),
                                                                                                                                                                                        ap_idle = 1'b1;
       ap start
                                                                                         .dinO_WIDTH( 32 )
        ap_done,
                                                                                         .din1_WIDTH( 32 )
                                                                                                                                                                                        ap_idle = 1'b0;
        ap_idle,
                                                                                         .dout WIDTH( 32 ))
       ap_ready
                                                                                     mul 32s 32s 32 1 1 U4(
                                                                                         .din0(v2).
                                                                                         .din1(v1),
                                                                                                                                                                                 always @ (*) begin
       out_r_i.
                                                                                         .dout(mul_ln3_fu_57_p2)
                                                                                                                                                                                   if (((grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_done == 1'b1) & (1'b1 ==
       out_r_o,
                                                                                                                                                                                   ap_CS_fsm_state3))) begin
                                                                                                                                                                                        ap_ready = 1'b1;
                                                                                     always @ (posedge ap_clk) begin
                                                                                        if (ap_rst == 1'b1) begin
                                                                                                                                                                                         ap_ready = 1'b0;
                                                                                            ap_CS_fsm <= ap_ST_fsm_state1;
            ap_ST_fsm_state1 = 3'd1;
            ap ST fsm state2 = 3'd2:
                                                                                                                                                                                 end
                                                                                             ap_CS_fsm <= ap_NS_fsm;
                                                                                                                                                                                 always @ (*) begin
input ap_clk;
                                                                                                                                                                                   if (((grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_out_r_o_ap_vld == 1'b1) & (1'b1
input ap_rst;
                                                                                                                                                                                   -- ap_CS_fsm_state3))) begin
input ap_start;
                                                                                     always @ (posedge ap_clk) begin
                                                                                                                                                                                        out_r_o = grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_out_r_o;
output ap_done;
output ap_idle;
                                                                                             grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_start_reg <= 1'b0;</pre>
                                                                                                                                                                                        out_r_o = out_r_i;
output ap_ready
input [31:0] v1:
                                                                                             if ((1'b1 == ap_CS_fsm_state2)) begin
input [31:0] v2;
                                                                                                 grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_start_reg <= 1'b1;</pre>
                                                                                              end else if ((grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_ready == 1'b1))
                                                                                                                                                                                 always @ (*) begin
output [31:0] out_r_o
output out_r_o_ap_vld
                                                                                                                                                                                    case (ap_CS_fsm)
                                                                                                 grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_start_reg <= 1'b0;
input [31:0] n;
                                                                                                                                                                                         ap_ST_fsm_state1 : begin
                                                                                                                                                                                             if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
reg ap_done
                                                                                                                                                                                                 ap_NS_fsm = ap_ST_fsm_state2;
reg ap_idle;
reg ap_ready;
                                                                                                                                                                                                 ap_NS_fsm = ap_ST_fsm_state1;
                                                                                     always @ (posedge ap_clk) begin
reg[31:0] out_r_o;
                                                                                                                                                                                            end
                                                                                        if ((1'b1 == ap_CS_fsm_state1)) begin
(* fsm_encoding = "none" *) reg [2:0] ap_CS_fsm;
                                                                                             mul_ln3_reg_63 <= mul_ln3_fu_57_p2;
                                                                                                                                                                                         ap_ST_fsm_state2 : begin
wire ap_CS_fsm_state1;
                                                                                                                                                                                            ap_NS_fsm = ap_ST_fsm_state3;
wire [31:0] mul_ln3_fu_57_p2;
     [31:0] mul_ln3_reg_63;
wire ap CS fsm state2:
                                                                                     always @ (*) begin
      grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_start;
                                                                                                                                                                                             if (((grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_done == 1'b1) &
                                                                                        if ((ap_start == 1'b0)) begin
       grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_done;
grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_idle;
                                                                                                                                                                                     (1'b1 == ap_CS_fsm_state3))) begin
                                                                                              ap_ST_fsm_state1_blk = 1'b1;
                                                                                                                                                                                                 ap_NS_fsm = ap_ST_fsm_state1
                                                                                         end else begin
       grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_ready;
                                                                                                                                                                                             end else begin
                                                                                             ap_ST_fsm_state1_blk = 1'b0;
       [31:0] grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_out_r_o;
                                                                                                                                                                                                 ap_NS_fsm = ap_ST_fsm_state3;
       grp vec mul Pipeline VITIS LOOP 2 1 fu 48 out r o ap vld
      grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_start_reg;
       ap_CS_fsm_state3;
                                                                                     assign ap_ST_fsm_state2_blk = 1'b0;
     [2:0] ap NS fsm:
                                                                                                                                                                                            ap_NS_fsm = 'bx;
      ap_ST_fsm_state1_blk
                                                                                     always @ (*) begin
       ap_ST_fsm_state2_blk
                                                                                                                                                                                    endcase
      ap_ST_fsm_state3_blk;
                                                                                        if ((grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_done == 1'b0)) begin
                                                                                             ap_ST_fsm_state3_blk = 1'b1;
                                                                                                                                                                                 end
wire ap_ce_reg:
                                                                                                                                                                                 assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];
                                                                                             ap_ST_fsm_state3_blk = 1'b0;
initial begin
                                                                                                                                                                                 assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1]
#0 grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_start_reg = 1'b0;
                                                                                                                                                                                 assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];
                                                                                     always @ (*) begin
                                                                                         if (((grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_done == 1'b1) & (1'b1 ==
 vec_mul_vec_mul_Pipeline_VITIS_LOOP_2_1 grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48
                                                                                                                                                                                 assign grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu 48 ap start =
                                                                                         ap_CS_fsm_state3))) begin
    .ap clk(ap clk).
                                                                                             ap_done = 1'b1;
                                                                                                                                                                                  grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_start_reg;
                                                                                         end else begin
    .ap_start(grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_start),
                                                                                                                                                                                 assign out_r_o_ap_vld = grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_out_r_o_ap_vld;
                                                                                             ap_done = 1'b0;
    .ap_done(grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_done),
.ap_idle(grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_idle),
     ap_ready(grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_ap_ready),
    .out_r_o(grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_out_r_o),
```

+ 3 other modules


Designing various hardware using HDL is complex and time-consuming

.out_r_o_ap_vld(grp_vec_mul_Pipeline_VITIS_LOOP_2_1_fu_48_out_r_o_ap_vld),

.mul_ln3(mul_ln3_reg_63)


How to automatize hardware synthesis?


High-Level Synthesis (HLS) tools generate HDL from C++ description




The key step for HLS is operation scheduling


Commercial HLS tools rely on static scheduling









Commercial HLS tools rely on static scheduling










Commercial HLS tools rely on static scheduling

||=1


II=3







C always returns true



Speculative scheduling

Commercial HLS tools rely on static scheduling


C1


II=1


C₁

II=3


C1







C always returns true



C1

Speculative scheduling

C₁

C1

C1

Speculative schedules are more efficient than static schedules

Compas 2024

S3


cycles

S2

S3

The SpecHLS compilation flow


SpecHLS is a C-to-C compiler that allows the generation of speculative circuits using HLS tools



Where, and how, to speculate in synthesized circuits?

Gorius, J.-M., Rokicki, S., and Derrien, S. (2022). SpecHLS: Speculative Accelerator Design using High-Level Synthesis. IEEE MICRO.

Real life example: a small CPU



62 binary gamma nodes → 4.10²⁸ configurations!

Problem statement


A valid configuration is a speculation hypothesis such that:

- The speculative schedule has II=1
- The configuration is minimal (i.e. is not a superset of a valid configuration)
- The estimated probability of mispeculation is lower than a threshold (ex: 90%)

A valid configuration is a speculation hypothesis such that:


- The speculative schedule has II=1
- The configuration is minimal (i.e. is not a superset of a valid configuration)
- The estimated probability of mispeculation is lower than a threshold (ex: 90%)

```
while (1) {
 if (C3(x)) {
     x = S2(x);
 } else {
    if (C4(x))
     tmp = x;
    else
     tmp = F1(x);
    if (C1(tmp))
     x = S1(x);
   else
     x = F3(tmp);
```



A valid configuration is a speculation hypothesis such that:

- The speculative schedule has II=1
- The configuration is minimal (i.e. is not a superset of a valid configuration)
- The estimated probability of mispeculation is lower than a threshold (ex: 90%)




Configuration	II	Mispeculation probability
Ø	3	0
	•••	

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has II=1
- The configuration is minimal (i.e. is not a superset of a valid configuration)
- The estimated probability of mispeculation is lower than a threshold (ex: 90%)


Not respected



Configuration	II	Mispeculation probability
Ø	3	0
γ₂ →0 ; γ₃ →1	1	0.9
	•••	

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has II=1
- The configuration is minimal (i.e. is not a superset of a valid configuration)
- The estimated probability of mispeculation is lower than a threshold (ex: 90%)




Configuration	II	Mispeculation probability
Ø	3	0
γ₂ →0 ; γ₃ →1	1	0.9
γ ₁ →0; γ ₃ →0	1	0.6
	•••	

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has II=1
- The configuration is minimal (i.e. is not a superset of a valid configuration)
- The estimated probability of mispeculation is lower than a threshold (ex: 90%)

Not respected




Configurat	tion	II	Mispeculation probability
Ø		3	0
γ₂ →0; γ₃ →1		1	0.9
γ₁→0; γ₃→0 γ₁→0; γ₃→0;		1	0.6
γ₁→0; γ₃→0;	γ₄→1	1	0.7
•••			

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has II=1
- The configuration is minimal (i.e. is not a superset of a valid configuration)
- The estimated probability of mispeculation is lower than a threshold (ex: 90%)

Not respected



Configuration	II	Mispeculation probability	
Ø	3	0	
γ₂ →0 ; γ₃ →1	1	0.9	
γ₁→0; γ₃→0	1	0.6	
$\gamma_1 \rightarrow 0$; $\gamma_3 \rightarrow 0$; $\gamma_4 \rightarrow 1$	1	0.7	
γ₂ →1; γ₃ →1;	2		
•••			

A valid configuration is a speculation hypothesis such that:

- The speculative schedule has II=1
- The configuration is minimal (i.e. is not a superset of a valid configuration)
- The estimated probability of mispeculation is lower than a threshold (ex: 90%)

 S_1 3

Not respected

Configuration	II	Mispeculation probability	
Ø	3	0	
γ₂ →0 ; γ₃ →1	1	0.9	
γ₁→0; γ₃→0	1	0.6	
γ₁→0; γ₃→0; γ₄→1	1	0.7	
γ₂→1; γ₃→1;	2		
•••			

How to find all valid speculation configurations?

Proposed approach: a branch and bound algorithm

We propose a branch and bound algorithm to find all valid configuration:

- Constructs configuration by extending explored ones
 - Prune non-minimal configuration
- Prune configurations with a mispeculation probability too high
 - Prune configurations that can't be extended to get II=1

Leothaud, D., Gorius, J.-M., Rokicki, S., and Derrien, S. (2024). Efficient Design Space Exploration for Dynamic and Speculative High-Level Synthesis. FPL'24.

Non-minimal configuration pruning

We propose a branch and bound algorithm to find all valid configuration :

- Constructs configuration by extending explored ones
 - Prune non-minimal configuration
- Prune configurations with a mispeculation probability too high
 - Prune configurations that can't be extended to get II=1

Supersets of a valid configuration already explored do not need to be explored

Extending a configuration can only decrease the II Collecting all valid minimal configurations allow to recreate all valid configurations

Leothaud, D., Gorius, J.-M., Rokicki, S., and Derrien, S. (2024). Efficient Design Space Exploration for Dynamic and Speculative High-Level Synthesis. FPL'24.

Probability pruning

We propose a branch and bound algorithm to find all valid configuration:

- Constructs configuration by extending explored ones
 - Prune non-minimal configuration
- Prune configurations with a mispeculation probability too high
 - Prune configurations that can't be extended to get II=1

Configurations with an estimated mispeculation probability higher than a threshold can be pruned

With a mispeculation probability too high, the ratio between area overhead and speedup is not deemed reasonable

Leothaud, D., Gorius, J.-M., Rokicki, S., and Derrien, S. (2024). Efficient Design Space Exploration for Dynamic and Speculative High-Level Synthesis. FPL'24.

Non-unit II configurations pruning

We propose a branch and bound algorithm to find all valid configuration :

- Constructs configuration by extending explored ones
 - Prune non-minimal configuration
- Prune configurations with a mispeculation probability too high
- Prune configurations that can't be extended to get II=1

A static analysis may find that a configuration can't be extended to get II=1

Leothaud, D., Gorius, J.-M., Rokicki, S., and Derrien, S. (2024). Efficient Design Space Exploration for Dynamic and Speculative High-Level Synthesis. FPL'24.

Experimental results

Benchmark	De	Runtime		
	γ -nodes	Baseline	Heuristics	
FPU	21	30.9B	116k	1055s
SpMM	12	708k	60	6s
RISC-V CPU	16	752M	1.46k	263s
Superscalar	16	178M	1.19k	177s

The proposed approach decreases by several orders of magnitude the number of explored configurations

Leothaud, D., Gorius, J.-M., Rokicki, S., and Derrien, S. (2024). Efficient Design Space Exploration for Dynamic and Speculative High-Level Synthesis. FPL'24.

Conclusion

Speculation opens up new opportunities for High-Level Synthesis

The challenge is to discover **where**, and **how**, to apply speculation

Our approach reduces the exploration space size by several orders of magnitude

Gorius, J.-M., Rokicki, S., and Derrien, S. (2022). SpecHLS: Speculative Accelerator Design using High-Level Synthesis. IEEE MICRO. Leothaud, D., Gorius, J.-M., Rokicki, S., and Derrien, S. (2024). Efficient Design Space Exploration for Dynamic and Speculative High-Level Synthesis. FPL'24.