Area-Efficient Instruction Set Synthesis for Reconfigurable System-on-Chip Designs

Philip Brisk
Computer Science Department
University of California, Los Angeles
Westwood, CA, 90095

Adam Kaplan Computer Science Department University of California, Los Angeles Westwood, CA, 90095 Majid Sarrafzadeh Computer Science Department University of California, Los Angeles Westwood, CA, 90095

philip@cs.ucla.edu

kaplan@cs.ucla.edu

majid@cs.ucla.edu

ABSTRACT

Silicon compilers are often used in conjunction with Field Programmable Gate Arrays (FPGAs) to deliver flexibility, fast prototyping, and accelerated time-to-market. Many of these compilers produce hardware that is larger than necessary, as they do not allow instructions to share hardware resources. This study presents an efficient heuristic which transforms a set of custom instructions into a single hardware datapath on which they can execute. Our approach is based on the classic problems of finding the longest common subsequence and substring of two (or more) sequences. This heuristic produces circuits which are as much as 85.33% smaller than those synthesized by integer linear programming (ILP) approaches which do not explore resource sharing. On average, we obtained 55.41% area reduction for pipelined datapaths, and 66.92% area reduction for VLIW datapaths. Our solution is simple and effective, and can easily be integrated into an existing silicon compiler.

Categories and Subject Descriptors

C.1.3 [Processor Architectures]: Other Architectural Styles

General Terms

Algorithms, Performance, Design

Kevwords

Compiler, Field-Programmable Gate Array (FPGA), Integer Linear Programming (ILP), Resource Sharing

1. INTRODUCTION

Recent advances in sub-micron technology have enabled the widespread use and deployment of reconfigurable embedded systems, namely Field Programmable Gate Arrays (FPGAs). Compilers that target FPGAs are empowered with the ability to customize the FPGA configuration to best accelerate the performance of an application or set of applications. Compilers that transform high-level programs into FPGA configuration files must generate custom hardware that can fit into fixed-area device. The problem of generating a set of custom instructions for a given

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

DAC 2004, June 7-11, 2004, San Diego, California, USA. Copyright 2004 ACM 1-58113-828-8/04/0006...\$5.00.

application has been studied extensively in recent years [1] [2] [4] [5] [6] [8] [11] [16] [17]. The instructions are then synthesized and programmed onto an FPGA. Due to area constraints, only a limited subset of instructions can be implemented in hardware.

To pack the greatest number of operations into a fixed-size device, a compiler must aggressively minimize total design area. Many compilers, however, estimate the area associated with individual instructions, but do not consider area savings due to resource sharing. They produce sub-optimal solutions because they fail to incorporate resource sharing into their area estimates, therefore dramatically overestimating the cost of the resulting datapath. This is especially true of compilers that model the problem using integer linear programming (ILP).

This paper presents a compelling argument against ILP-based solutions to the problem of determining which instructions to synthesize. The primary contribution is an efficient and accurate polynomial-time heuristic that uses resource sharing to minimize the area required to synthesize a set of instructions. The heuristic uses a two-phase hierarchical decomposition to select the resources that are shared. This algorithm is applied to the synthesis of both pipelined and VLIW FPGA configurations.

The paper is organized as follows. Section 2 discusses related work; Section 3 introduces background material; Sections 4, 5, and 6 present the contributions of the paper. Experimental results are detailed in Section 7. Section 8 concludes the paper.

2. RELATED WORK

Huang and Malik [9] recently studied resource sharing to reduce reconfiguration overhead using datapath merging. Coarse-grain logic blocks perform computations, and reconfigurable logic is used to provide an interconnection network between blocks and storage. Datapaths are merged one at a time to optimize interconnection sharing. At each step a maximum bipartite matching problem is solved to maximize interconnection sharing between blocks. Moreano et. al. [14] extend Huang and Malik's work with a technique that relies on solving the Maximum Clique Problem, which is NP-Complete [7]. Consequently, the quality of their results depends on the quality of the clique-finding heuristic.

Our work differentiates itself from [9] and [14] in that we begin with a set of customized instructions, which are modeled as directed acyclic graphs (DAGs), not general graphs. Our goal is to maximize area reduction, not the sharing of interconnections, although we could reformulate the problem to balance both of these goals if we so desired. Finally, the instructions that we merge do not initially contain low-level details such as the location of storage elements (e.g. registers).

A related problem is Regularity Improvement [10]. Algebraic transformations are applied to a flow graph to improve its internal regularity. The techniques in this paper exploit similarities between instructions instead of using rule-based manipulations.

3. PRELIMINARIES

A Dataflow Graph (DFG) G = (V, E) is a directed acyclic graph (DAG), where vertices represent operations and input/output ports, and edges represent data dependencies between operations. Let G = (V, E) be a DFG. V is comprised of three disjoint subsets, V_{in} (input ports), V_{out} (output ports), and V_{op} (operations). Each $v \in V_{in}$ has in-degree 0; every $v \in V_{out}$ has out-degree 0. Every $v \in V_{op}$ has in-degree 1 (unary operations) or in-degree 2 (binary operations), and out-degree > 0. Each vertex $v \in V$ has an integer type, t(v), which represents an operation or I/O port.

Graphs $G_1 = (V_1, E_1)$ and $G_2 = (V_2, E_2)$ are said to be *isomorphic* if there exist functions $f: V_1 \to V_2$ and $g: E_1 \to E_2$ such for every pair of edges $e_1 = (u_1, v_1) \in E_1$ and $e_2 = (u_2, v_2) \in E_2$:

$$g(e_1) = e_2 \Leftrightarrow f(u_1) = u_2 \land f(v_1) = v_2 \tag{1}$$

The problem of determining if two graphs are isomorphic has no known polynomial-time solution, but has never been proven NP-Hard. The problem of determining whether one graph is isomorphic to a subgraph of another is NP-Complete [7].

4. PATH-BASED RESOURCE SHARING

A path is a DFG $v_1 \rightarrow v_2 \rightarrow ... \rightarrow v_k$, represented by sequence $< t(v_1), t(v_2), ..., t(v_k) >$. Let $X = < x_1, x_2, ..., x_m >$ and $Y = < y_1, y_2, ..., y_n >$ be sequences. $Z = < z_1, z_2, ..., z_k >$ is a subsequence of X if there is a strictly increasing sequence $< i_1, i_2, ..., i_k >$ of indices of X such that

$$x_{i_j} = z_j$$
 for j = 1, 2, ..., k (2)

If Z is a subsequence of X and Y, then Z is said to be a common subsequence of X and Y. The problem of determining the longest common subsequence (LCSeq) of a set of sequences has an O(mn/logm) solution [13]. For example, If X = <A, B, C, B, D, A> and Y = <B, D, C, A, B, A>, the LCSeq is <B, C, B, A>.

A substring is defined to be a contiguous subsequence. The problem of determining the longest common substring (LCStr) of a set of strings has an O(m + n) solution [18]. The LCStr of X and Y in the preceding example is either <A, B> or <B, D>.

Each path represents a sequence of machine-level operations. Each operation must execute on some functional unit, whose area is assumed known. For each operation type t(v), we associate two quantities, delay(t(v)) and area(t(v)), delay and area estimates for all vertices of the same type as v. The area and delay of a sequence X, $denoted\ A(X)$ and D(X) respectively, are defined to be the sum of the areas and delays of each operation within X.

To maximize area reduction by resource sharing along a set of paths, we desire the Maximum Area Common Subsequence (MACSeq) or Substring (MACStr) of a set of sequences, as opposed to the LCSeq or LCStr. MACSeq and MACStr favor shorter sequences of high-area components (e.g. multipliers, dividers) rather than longer sequences of low-area components (e.g. logical operators), which could be found by LCSeq or LCStr.




Figure 1 If z_i and z_{i+1} match consecutive characters in X and Y, then a mux is necessary on the input to z_i (top). Otherwise, muxes are necessary on the inputs to z_i and z_{i+1} (bottom).




Figure 2. If Z is a common substring of X and Y, then only two multiplexers must be inserted into the datapath.

Theorem 1. Let $\Delta A_{Seq}(X, Y, Z)$ be the area reduction when X and Y share resources on MACSeq Z and $\Delta D_{Seq}(X, Y, Z)$ be the delay increase (along each path) due to multiplexers. Then:

$$A(Z) - \frac{m}{2} \times area(mux) \le \Delta A_{Seq}(X, Y, Z) \le A(Z)$$
 (3)

$$0 \le \Delta D_{Seq}(X, Y, Z) \le \frac{m}{2} \times delay(mux)$$
 (4)

Proof. ΔA_{Seq} and ΔD_{Seq} must account for the resources shared along Z as well as the multiplexers that are introduced to the datapath. If X and Y are identical, then all resources can be shared without multiplexers, justifying the upper bound in (3) and the lower bound in (4). In the worst case, if two operations z_i and z_{i+1} appear consecutively in X and Y, then a multiplexer will not be needed on the input to z_{i+1} (see Figure 1). Since $m \le n$, Z has at most m characters and at most m/2 non-consecutive operations. At most m/2 multiplexers will be introduced to the datapath.

Theorem 2. Let $\Delta A_{Str}(X, Y, Z)$ be the area reduction when X and Y share resources on MACStr Z and $\Delta D_{Str}(X, Y, Z)$ be the delay increase (along each path) due to multiplexers. Then:

$$A(Z) - 2 \times area(mux) \le \Delta A_{Str}(X, Y, Z) \le A(Z)$$
 (5)

$$0 \le \Delta D_{s_{tr}}(X, Y, Z) \le 2 \times delay(mux) \tag{6}$$

Proof. The upper bound in (5) and the lower bound in (6) are justified by the proof of Theorem 1. Now, observe that the MACStr of paths X and Y adds at most 2 multiplexers to the datapath, one on the first operation that is matched, and another to select between the outputs. (see Figure. 2). $\Delta A_{Str}(X, Y, Z)$ and $\Delta d_{Str}(X, Z)$ must only account for two multiplexers, which justifies the lower bound in (5) and the upper bound in (6).

5. Resource Sharing for DFGs

Figure 3 shows a polynomial-time heuristic that combines a set of DFGs into a supergraph, called a *Consolidation Graph (CG)*. The ideal CG will minimize total system area when synthesized; unfortunately, the problem of constructing a minimal cost weighted supergraph of a set of graphs is NP-Complete [3].

Algorithm: Construct Consolidation Graph(G) $G = \{G_1, G_2, \dots G_k\}$: a set of DFGs Input: Output: $G_c = (V_c, E_c) : CG$ Local Variables: P, Pc: Set of sets of paths $P_i \in P$, $P_C(i) \in P_C$, P^* : Set of paths Gp* : Set of DFGs $P \leftarrow \Phi$ For $i \leftarrow 1$ to k a. Decompose G_i into set of paths P_i. b. $P \leftarrow P \cup P_i$ $(P^*, G_{P^*}) \leftarrow Construct G_{P^*}(P)$ *** Global Phase *****/ While |G| > 1 and $P^* \neq \Phi$ a. Merge the DFGs in G_{P*} into a CG G_c along the paths in P*. b. For every DFG $G_i \in G_{P^*}$ i. $G \leftarrow G - G_i$; $P \leftarrow P - \{P_i\}$ /***** Local Phase *****/ While there are at least two disjoint paths in G_c that have a non-empty MACSeq/MACStr Decompose G_c into set of sets of paths P_c , excluding shared vertices, where P_c(i) contains vertices from G_i. $(P_c^*, G_{c^*}) \leftarrow Construct G_{P^*}(P_c)$ Discard G_{c*} /**** Not needed *****/ Merge all of the paths in P_c*, and update G_c accordingly. d. Decompose G_c into a set of paths P_c . $P \leftarrow P \cup P_c$; $G \leftarrow G \cup G_c$; $(P^*, G_{P^*}) \leftarrow Construct G_{P^*}(P)$ f. Return G_c Subroutine: Construct_ $G_{P*}(P)$ P: Set of sets of paths Input:

 $P_i, P_i \in P$: Set of paths $p_i \in P_i$: Path (P_*, G_{P^*}) : (Set of paths, Set of DFGs) Output: ΔA_{max} : Integer Local Variables: S, S_{max}: Subsequence/Substring /**** Determine which paths to merge *****/ $\Delta A_{max} \leftarrow 0; \quad S_{max} \leftarrow \Phi; \quad P^* \leftarrow \Phi;$ For every pair of paths paths $p_i \in P_i$, $p_j \in P_j$, $i \neq j$ a. $S \leftarrow MACSeq/MACStr of p_i and p_i$ b. If $area(S) > \Delta A_{max}$ i. $S_{max} = S$; $\Delta A_{max} = area(S)$ For each set of paths $P_i \in P$ a. If S_{max} is is subsequence/substring of some path $p_i \in P_i$ i. $P^* \leftarrow P^* \cup \{p_i\}$ ii. $G_{P^*} \leftarrow G_{P^*} \cup \{G_i\}$ Return (P^*, G_{P^*})

Figure 3. Consolidation Graph Construction Algorithm

The input to the CG Construction Algorithm is a set of DFGs $G = \{G_1, G_2, ..., G_k\}$. The algorithm begins by enumerating all of the paths in each DFG using a depth-first search in lines 1-2. Let $P = \{P_1, P_2, ..., P_k\}$, where P_i is the set of paths enumerated from DFG G_i . The subroutine Construct_ $G_{P^*}()$ performs a pair-wise comparison of all paths in $P \times P$ that do not originate from the same DFG; each comparison entails computing the MACSeq/MACStr S of the pair of paths. At each comparison, S is compared to S_{max} , the MACSeq/MACStr found so far that maximizes area reduction. Construct_ $G_{P^*}()$ builds a set of paths P^* , containing at most one path from each DFG having S_{max} as a subsequence (or substring); G_{P^*} is the subset of DFGs that

contributed paths to P*. When selecting paths from a given DFG, priority is given to paths that are exact substring matches over subsequence matches (MACSeq implementation only).

The rest of the algorithm is divided into Local and Global Phases. During the Global Phase, all of the DFGs in G_{P^*} are merged along shared operations in S_{max} into a CG, G_c . G_c is further refined during the Local Phase of the Heuristic. After the Local Phase, all of the DFGs in G_{P^*} are removed from G and are replaced by G_c instead. The Global Phase continues until G_c is the only graph left or no further area reduction is possible.

The Local Phase is similar to the Global Phase, but does not consider any DFGs outside of those in G_{P^*} . The remaining (unshared) vertices in G_c are decomposed into a set of sets of paths, $P_c = \{P_c(i)\}$, where $P_c(i)$ contains vertices from DFG G_i . Consequently, all paths in P_c include vertices from one DFG in G_{P^*} . Construct G_{P^*} () performs a pair-wise comparison of paths in P_c , returning a set of paths P_c^* . All of the paths in P_c^* are merged in the same manner as the Global Phase. The Local Phase iterates until all vertices are shared or no further area reduction is possible.

5.1 Complexity Analysis

Several assumptions are made to simplify notation. The first assumption is that all k input DFGs have exactly the same number of vertices, |V|; the second is that all DFGs are composed of the same number of paths; and finally, that all paths have equal length, denoted L. Let n be the total number of paths in all DFGs.

Theorem 3. The time complexities of the CG Construction Algorithm implemented with MACSeq and MACStr are:

$$O\left(\frac{k|V|n^2L^2}{\log L}\right) \quad \text{and} \quad O\left(k|V|n^2L\right) \tag{7}$$

Proof. There can be at most O(k) global iterations of the algorithm since at least one DFG must be added to G_{P^*} per iteration. There can be no more than O(|V|) local iterations, since at least one vertex of the selected DFG must be merged with a vertex in G_{P^*} each iteration. The complexity of Compute_ $G_{P^*}()$ is dominated by the for-loop in line 2, which performs an $O(n^2)$ pair-wise comparison between paths from different DFGs. The respective time complexities of computing the MACSeq and MACStr are $O(L^2/\log L)$ [13] and O(L) [18].

5.2 Example

As an example of CG construction, consider the two DFGs G_1 and G_2 shown in Figure 4 (a). They are decomposed into sets of paths shown in Figure 4 (b). Assuming that area(+) < area(x) < area(%), S_{max} is determined to be <%, +>; the corresponding vertices are shaded in all of the paths in which they occur. The CG is shown in Figure 4 (c). Each remaining un-shared vertex is marked with a 1 or 2 as to whether it originates from G_1 or G_2 . These vertices must be considered for further resource sharing.

The Local Phase is shown in Figure 4 (d). S_{max} is $\langle x, + \rangle$; the corresponding vertices are shaded as in Figure 4 (b). The resulting CG is shown in Figure 4 (e) after one iteration of the Local Phase; it is shown again after a second iteration in Figure 4 (f). The area cost is the sum of the costs of 3 adders, 2 multipliers, and 1 divider; without resource sharing, the costs would be 5 adders, 4 multipliers, and 2 dividers.




Figure 4. CG Construction Example

6. DATAPATH GENERATION

The CG is an imprecise model of a datapath containing functional units and interconnections between units. The CG is imprecise because it lacks a formal description of many low-level details, such as bitwidth information, multiplexers, and registers. The CG is a macro-computation that contains within it the functionality to implement each of the instructions described by the original set of DFGs. This section describes how to generate both pipelined and VLIW datapaths from a CG.

Generating a pipelined datapath is simple. Each vertex in the CG is bound to a separate functional unit without any further resource sharing. Pipeline registers are placed between functional units. Multiplexers may need to be placed on the inputs of certain functional units in order to route data appropriately between units to implement each instruction.

The most area-efficient approach to generating VLIW hardware would be to use one instance of each functional unit. To improve performance, latency-constrained scheduling can be used to estimate the number of functional units required for the design. Latency-constrained scheduling is an NP-Complete Problem [7], but many polynomial-time heuristics have been proposed over the past twenty years.




Figure 5. Pipelined (a) and VLIW (b) datapath generation for the CG in Figure 4 (f).




Figure 6. Multiplexer insertion for unary (a) and binary non-commutative operators (b).

Pipelined and VLIW datapaths for the CG in Figure 4 (f) are shown in Figure 5 (a) and (b) respectively. Both examples are somewhat oversimplified in that they assume that all functional units require one clock cycle to execute. The schedule shown in Figure 5 (b) determines that 1 functional unit of each type is needed for the VLIW datapath. Templates for the original instructions in Figure 4 (a) can be inferred from the Figure 5 (b).

6.1 Multiplexer Insertion

For a pipelined datapath, some given functional unit F may have a large number of predecessors. Any machine-level operation (e.g. addition) will require at most two predecessors and one successor. Consequently, multiplexers may be required on both inputs of F. We divide functional units into three classes: unary operators (e.g. negation), binary, non-commutative operators (e.g. subtraction, division), and binary commutative operators (e.g. addition, multiplication).

Unary operators are trivial. All inputs must be multiplexed.

Let \bullet be a binary non-commutative operation. In other words, one cannot infer that a \bullet b \neq b \bullet a. Each input to the operator must be appropriately labeled as to whether it is the left or right operand of \bullet . Exactly two multiplexers are needed for the left and right input ports of the functional unit in the final design. Of course, if there is no more than one input to either the left or right port of the FU, the multiplexer can be omitted.

Figure 6 demonstrates the process of inserting multiplexers for unary and binary non-commutative operations.

A binary commutative operator \circ exhibits the property that for all inputs a and b, a \circ b = b \circ a. Let $G = \{G_1, ..., G_k\}$ be a set of DFGs, and let $G_c = (V_c, E_c)$ be their CG. For each DFG $G_i = (V_i, E_i)$, let $f_i \colon V_i \to V_c$ and $g_i \colon E_i \to E_c$ define a mapping from G_i onto a subgraph $S_i \subseteq G_c$. Let $v_+ \in V_c$ be a binary commutative operator. Define set $U_c = \{u_{in} \in V_c | (u_{in}, v_+) \in E_c\}$ to be the set of input vertices to v_+ , and $G(v_+) = \{G_i \mid \exists \ v \in V_i \ \textbf{3} \ v_+ = f_i(v), \ 1 \le i \le k\}$ to be the subset of DFGs that have a vertex that maps to v_+ .

Finally, define a conflict graph, $G_{conflict} = (U_c, E_{conflict})$, where:

$$E_{conflict} =$$
 (8)

$$\bigcup_{G_i \in G(v_+)} \{(u_1, u_2) \mid \exists v_1, v_2 \in V_i \ni f_i(v_1) = u_1 f_i(v_2) = u_2 \}$$

 $u_1 \circ u_2$ enforces the constraint that u_1 must be connected to the left multiplexer and u_2 to the right, or vice versa. u_1 or u_2 could be connected to both multiplexers, if necessary. The occurrence of $u_1 \circ u_2$ in a DFG implies that there is an edge (u_1, u_2) in $E_{conflict}$.

Let L and R be the two input multiplexers to v_+ in the final datapath D. All inputs are either connected to L, R, or both. The vertices of U_c are partitioned into three disjoint sets:

$$U_1 = \{ u \in U_c \mid (u, L) \in D, (u, R) \notin D \}$$
(9)

$$U_2 = \{ u \in U_c \mid (u, L) \notin D, (u, R) \in D \}$$
 (10)

$$U_{12} = \{ u \in U_c | (u, L) \in D, (u, R) \in D \}$$
(11)

Define $B_{conflict} = (U_1 \cup U_2, \{(u_1, u_2)|u_1, u_2 \in U_1 \times U_2\}) \subseteq G_{conflict}$.

Theorem 4. B_{conflict} is bipartite.

Proof. Assume to the contrary that $B_{conflict}$ is not bipartite. Then \exists vertex u with adjacent edges $e_1 = (u_1, u)$ and $e_2 = (u_2, u)$, where $u_1 \in U_1$ and $u_2 \in U_2$. u_1 is thus connected to L but not to R, and u_2 is connected to R but not to L. To satisfy conflict edges e_1 and e_2 , u must be connected to both L and R, therefore $u \in U_{12}$.

Given a binary commutative operator $v_+ \in V_c$, its input vertices U_c , and a conflict graph $G_{conflict}$, we wish to minimize the area of the resulting multiplexers that must be inserted into the datapath. This requires us to effectively balance the number of connections to the left and right multiplexers.

The number of selection bits, B_{left} , and B_{right} , required for the left multiplexers are given by:

$$B_{left} = \lceil \log_2(|U_1| + |U_{12}|) \rceil \tag{12}$$

$$B_{right} = \left\lceil \log_2 \left(\left| U_2 \right| + \left| U_{12} \right| \right) \right\rceil \tag{13}$$

To minimize the total area due to multiplexers, we must minimize $B_{left} + B_{right}$. This is analogous to finding the Maximum Induced Bipartite Subgraph of $G_{conflict}$, which is NP-complete [7]. Since there will be many binary commutative operators, we employ a simple linear-time breadth-first search heuristic [15].

Figure 7 (a) and (b) show a conflict graph, $G_{conflict}$, with optimal and sub-optimal solutions. The induced bipartite subgraphs contain the edges shown in bold. For both solutions, $B_{left} = 2$; for the sub-optimal solution, $B_{right} = 3$, and for the optimal solution and $B_{right} = 2$. In many cases, it may not be possible to achieve a perfect balance between the left and right multiplexers.




Figure 7. Multiplexer insertion for binary commutative operators. Optimal (a) and sub-optimal (b) solutions.

Table 1. Custom Instruction Library Summary

				Largest	Avg. Num.
		File/Function	Num.	Instruction	Ops per
Exp.	Benchmark	Compiled	Instrs	(Ops)	Instruction
1	Mesa	blend.c	6	18	5.5
2	Pgp	Idea.c	14	8	3.2
3	Rasta	mul_mdmd_md.c	5	6	3
4	Rasta	Lqsolve.c	7	4	3
5	Epic	collapse_pyr	21	9	4.4
6	Jpeg	jpeg_fdct_ifast	5	17	7
7	Jpeg	jpeg_idct_4x4	8	12	5.9
8	Jpeg	jpeg_idct_2x2	7	5	3.1
9	Mpeg2	idctcol	9	30	7.2
10	Mpeg2	idctrow	4	37	20
11	Rasta	FR4TR	10	25	7.5

7. EXPERIMENTAL RESULTS

To realize a set of customized instructions in hardware, we generated a VHDL component library for a Xilinx VirtexE-1000 series FPGA using Xilinx Coregen [19]. Next, we converted the VHDL files to edif netlists using Synplicity Synplify Pro 7.0 [20]. We then placed and routed each netlist using Xilinx Design Manager ['9], which provided area estimates.

Next, we selected 11 source code files from the MediaBench [12] application suite. To generate a set of custom instructions, we integrated an algorithm based on the work of Kastner et. al. [11] into the Machine SUIF compiler framework [21]. We used this software to generate a library of custom instructions for each application. These libraries are summarized in Table 1. We also developed a lightweight tool that allowed us to estimate the costs of synthesizing pipelined and VLIW instructions, as described in Section 6. Finally, we implemented the CG Construction Algorithm using MACSeq, as described in Section 5.

We compare the area estimates resulting from our resource sharing technique to the additive estimates utilized by ILP-based selection algorithms. Instead of trying to select an optimal subset of instructions, we simply synthesized all custom instructions for each application. Table 2 presents results for synthesizing both pipelined and VLIW datapaths.

Table 2. Area estimation results.

	Pipelined Datapath		VLIW Datapath		
	ILP	CG + Synthesis	ILP	CG + Synthesis	
Exp.	(Slices)	(Slices)	(Slices)	(Slices)	
1	10238	5930	6412	2601	
2	3060	1652	2760	1284	
3	5087	1946	3190	1276	
4	6967	1470	4466	655	
5	8117	2924	5920	1318	
6	2990	2406	2831	1360	
7	9719	2810	6265	1292	
8	5740	2630	3852	1283	
9	10449	4861	7880	2618	
10	10304	3768	7167	2029	
11	21794	9781	21122	7673	

The columns labeled ILP in Table 2 list the total area (in slices) that would be estimated by ILP-based approaches to selection that assume additive area costs. The columns labeled CG + Synthesis show the estimates achieved by our resource sharing technique.

The ILP invariantly overestimates the cost of synthesizing the instructions. The overestimates ranged from 19.53% (Exp. 6) to 78.90% (Exp. 4) for pipelined datapaths, and from 51.96% (Exp. 6) to 85.33% (Exp. 4) for VLIW datapaths. On average, the ILP over-estimated area costs by 55.41% for pipelined datapaths and 66.92% for VLIW datapaths.

Experiment 6 yielded the smallest area reductions in both experiments. Of the five instructions generated, only two contained multiplication operations (1 and 3 operations respectively). After resource sharing, 3 multipliers were required for the pipelined datapath and 2 were required for the VLIW datapath; the area of the remaining multipliers dominated the other elements in the datapath.

The Xilinx VirtexE-1000 FPGA has 12,288 SLICES. Experiment 11, with all instructions synthesized independently, had pipelined and VLIW areas of 21,794 and 21,122 slices respectively, far in excess of the capacity of the VirtexE-1000. Resource sharing reduced the area estimates for this benchmark to 9,781 and 7,673 slices respectively, both well within the capacity of the target.

8. CONCLUSION

A silicon compiler must rely on high-level area estimates of custom instructions in order to determine how many can be synthesized on the device. In this work, we have demonstrated that the assumption of additive instruction area (inherent in ILP formulations which do not allow resource sharing) leads to hardware which is much larger than necessary. This paper has contributed an efficient and accurate polynomial-time heuristic that aggressively shares resources while synthesizing a set of given instructions. Experiments with eleven MediaBench [] applications indicate that standard ILP formulations (without resource sharing) overestimate area costs by as much as 78.90% and 85.33% for pipelined and VLIW datapaths respectively, and 55.41% and 66.92% on average.by as much as 78.90% and

85.33% for pipelined and VLIW datapaths respectively, and 55.41% and 66.92% on average.

9. REFERENCES

- [1] Atasu, K., Pozzi, L., and Ienne, P. Automatic Application-Specific Instruction Set Extensions under Microarchitectural Constraints. Design Automation Conf. (DAC), 2003.
- [2] Brisk, P., Kaplan A., and Sarrafzadeh, M. Instruction Generation and Regularity Extraction for Reconfigurable Processors. Conf. Compilers, Architectures, and Synthesis for Embedded Systems (CASES), 2002.
- [3] Bunke, H., Guidobaldi, C., and Vento, M. Weighted Minimum Common Supergraph for Cluster Representation. In *IEEE Int. Conf. Image Processing (ICIP)*, 2003.
- [4] Cadambi, S., and Goldstein, S. C. CPR: A Configuration Profiling Tool. Symp. Field-Programmable Custom Computing Machines (FCCM), 1999.
- [5] Cheung, N., Parameswaran, S., and Henkel, J. INSIDE: Instruction Selection/Identification & Design Exploration for Extensible Processors. Int. Conf. Computer-Aided Design (ICCAD), 2002.
- [6] Clark, N. Zhong, H. and Mahlke, S. Processor Acceleration Through Automated Instruction Set Customization. Int. Symp. Microarchitecture (MICRO), 2003.
- [7] Garey, M. R., and Johnson., D. S., Computers and Intractability: A Guide to the Theory of NP-Completeness. New York: W.H. Freeman and Company, 1979.
- [8] Goodwin, D., and Petkov, D. Automatic Generation of Application Specific Processors. Conf. Compilers, Architectures, and Synthesis for Embedded Systems (CASES), 2003.
- [9] Huang, Z., and Malik, S. Managing Dynamic Reconfiguration Overhead in Systems-on-a-Chip Design Using Reconfigurable Datapaths and Optimized Interconnection Networks. Conf. Design Automation and Test in Europe (DATE), 2001.
- [10] Janssen, M., Catthoor, F., and De Man, H. A Specification Invariant Technique for Regularity Improvement between Flow Graph Clusters. Euro. Design Automation & Test Conf. (ED&TC), 1996.
- [11] Kastner R., Kaplan, A., Memik, S., and Bozorgzadeh, E. Instruction Generation for Hybrid-Reconfigurable Systems. ACM Trans. Design Automation of Embedded Systems, 7, 4 (Oct. 2002). 605-627.
- [12] Lee, C., Potkonjak, M., Mangione-Smith, W. H. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. *Int. Symp. Microarchitecture (MICRO)*, 1997.
- [13] Masek, W. J., and Paterson, M. S. A faster algorithm for computing string edit distances. *Journal of Computer and System Sciences*, 20, 1, (1980). 18-31.
- [14] Moreano, N., Arujo, G., Haung, Z., and Malik, S. Datapath Merging and Interconnection Sharing for Reconfigurable Architectures. In Int. Symp. System Synthesis (ISSS), 2002.
- [15] Pearson, D., and Vazirani, V. Efficient Sequential and Parallel Algorithms for Maximal Bipartite Sets. *Journal of Algorithms*, 14, 2 (Mar. 1993), 171-179.
- [16] Sun, F., Ravi, S., Raghunathan, A., and Jha, N. K. Synthesis of Custom Processors based on Extensible Platforms. *Int. Conf. Computer-Aided Design (ICCAD)*, 2002.
- [17] Sun, F. Ravi, S. Raghunathan, A., and Jha, N. K. A Scalable Application-Specific Processor Synthesis Methodology. *Int. Conf. Computer-Aided Design (ICCAD)*, 2003.
- [18] Ukkonen, E. Online Construction of Suffix Trees. Algorithmica 14, 3, (Sep. 1995). 249-260.
- [19] http://www.xilinx.com
- [20] http://www.synplicity.com
- [21] http://www.eecs.harvard.edu/hube/research/machsuif