general-cores
Verilog VHDL SystemVerilog Python C Lua Other
Switch branches/tags
Nothing to show
Pull request Compare This branch is 135 commits behind lnls-dig:master.
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
doc
modules
platform
sim
syn/gsi_pexaria2a/wishbone_demo
testbench/wishbone
top/gsi_pexaria2a/wishbone_demo
.gitignore
Manifest.py
README

README

OHWR general-cores VHDL library
--------------------------------
TEST RELEASE - NOT READY FOR USE!

--------------------------------

This is a fork of the original project
general-cores hosted at 
http://www.ohwr.org/projects/general-cores

--------------------------------