

# A High Level FPGA Framework for Application Development

#### **B.** Fernandes

European XFEL
HPSP 2014 - Valletta, Malta
Institute of Space Sciences and Astronomy (ISSA)

29 October 2014



## \_| Summary



- FPGA VHDL Development approach
- High level FPGA Application development
- Development Environment
- Example application
- Future development
- Conclusion



# FPGA VHDL Development environment



#### **Board Modules**

Everything related and specific to configuration/monitor of Board features and provide Input/Output FPGA signals to the user applications module;


# Application Modules


Includes user algorithms modules only (may or may not be Board specific)

- Fixed structure divided in Board and Application modules
- Allows for easy porting and update of both board and application code.
- It provides an environment for firmware programming for standardized and future hardware.
- Independent development.



# FPGA VHDL Development environment





- Internal Interface bus protocol which includes a VHDL API package that eases register access and definition;
- Application have a specific set of registers and memories with definition being preformed at the hardware level;
- A XML file for each application is generated which is then used by our Software tools to access the defined registers/areas.



# High Level FPGA Application Development





The FPGA should bend time and space according to

$$R_{\mu\nu} - \frac{1}{2} R \; g_{\mu\nu} + \Lambda \; g_{\mu\nu} = \frac{8 \pi \, G}{c^4} \, T_{\mu\nu}$$

- FPGA programming is time intensive and requires specialists, however most applications and algorithms are conceptualized by users unfamiliar with FPGA programming.
- For the European XFEL, a high level FPGA framework is being developed that allows for users with no prior HDL knowledge to develop their algorithm modules which can be integrated in a top VHDL project.




# Development Environment




# **Application development in Simulink**

- Graphical environment allows for people unfamiliar with HDL to quickly start developing hardware compatible algorithms
- Structured algorithms modules, reusability of existing blocks and reduced time for debugging
- Integration of Matlab allows for powerful test environments





# High Level FPGA Application Development



## Simulink Developer

- User design environment automatically setup for the target board;
- Abstract end user from hardware programming languages and concepts such as Pin placement, clock routing, etc.;
- No restriction in Register generation and definition;
- Library with blocks that simulate the behavior of available features;
- Easy to port and distribute applications to other projects/boards;


#### **VHDL** Developer

- Easy to define/manage the available I/O in the Simulink;
- Integrate Generics in the Simulink;
- User defined registers and memories are managed in Simulink - generation of necessary logic to communicate with the bus protocol;
- Standard import of VHDL blocks to Simulink;



# Development Environment





- The Project Definitions block: the user defines for which board the algorithm is going to be develop as well as the bus protocol:
  - Generate the IO available for the chosen board and expected input signals;
  - Include defined VHDL Generics (size and availability IO);
  - Includes the System generator block and defines its parameters according to the FPGA board.



## \_ Development Environment



BUS block allows for users to define registers and memories which are later accessible by the chosen protocol:

 Write/Read cycles, data latching and address indexing are not taken into account during development phase

```
- Subsystem (mask) (link)
(VII WORD
         , VIIRegName("WORD CLK MUX")
                                                      4 , VII WINTERNAL , VII RINTERNAL , VII UNSIGNED , 0 , X"00000000"
                                            VIIDisplayName("Clock Multiplexer") , VIIDescription("Configuration of the clock multiplexers"))
          , VIIRegName("WORD CLK RST")
                                             1 , 1 , VII WINTERNAL , VII RINTERNAL ,
                                                                                           VII BOOL , 0 , X"00000000"
                                            VIIDisplayName("Clock Reset")
                                                                             , VIIDescription("Reset divider chips circuits"))
          , VIIRegName("WORD CLK LOCK")
                                              2 , 1 , VII WNOACCESS , VII REXTERNAL ,
(VII WORD
                                                                                           VII BOOL , 0 , X"00000000"
                                            VIIDisplayName("Clock Lock Pins") , VIIDescription("Clock PLL Lock pins"))
(VII WORD
          , VIIRegName("WORD ADC RESET")
                                             1 , 1 , VII WINTERNAL , VII RINTERNAL ,
                                                                                           VII BOOL , 0 , X"00000000"
                                            VIIDisplayName("ADC reset")
                                                                              , VIIDescription("Reset the ADCs"))
                                                    1 , VII WINTERNAL , VII RINTERNAL ,
                                                                                            VII BOOL , 0 , X"00000000"
                                           , VIIDisplayName("ADC FIFO reset")
                                                                             , VIIDescription("Reset ADCs FIFOs"))
                                             10 , 1 , VII WINTERNAL , VII RINTERNAL ,
         , VIIRegName("WORD ADC FIFO DELAY")
                                                                                           VII BOOL , 0 , X"00000000"
                                           , VIIDisplayName("ADC FIFO delay")
                                                                             , VIIDescription("Add delay to ADC FIFO input data"))
               Number of Rits
      P O MUX1A SEL <= IIGetItem(CON II AS, SIG VECINT, "WORD CLK MUX", "SIS8300 STARTUP BOARD", 0);
      P O MUX1B SEL <= IIGetItem(CON II AS, SIG VECINT, "WORD CLK MUX", "SIS8300 STARTUP BOARD", 1);
      P O MUX2A SEL <= IIGetItem(CON II AS, SIG VECINT, "WORD CLK MUX", "SIS8300 STARTUP BOARD", 2);
      P 0 MUX2B SEL <= IIGetItem(CON II AS, SIG VECINT, "WORD CLK MUX", "SIS8300 STARTUP BOARD", 3);
      SIG LOC ADDR <= SIG II ADDR (9 downto 2);
      SIG LOC DATA <= SIG II DATA IN(7 downto 0);
      SIG LOC STR <= IIGetItemStr(CON II AS, SIG VECWENA, "AREA SPI DIV", "SIS8300 STARTUP BOARD", 0, SIG II STROBE);
      IIPutItem(CON II AS, SIG VECEXT, "WORD CLK LOCK", "SIS8300 STARTUP BOARD", 0, P I CLK LOCK, SIG LOW);
      SIG CLK RST <= SIG RESET II or IIGetItem(CON II AS, SIG VECINT, "WORD CLK RST", "SIS8300 STARTUP BOARD", 0)(0);
```



## XFEL Development Environment



```
% Ports
LLL.addPort('RX_DATA','In',30,1); %, 'LLL_DATA');
LLL.addPort('RX_DATA_NEW', 'In',1,1);
LLL.addPort('RX_DATA_ERR', 'In',1,1);
LLL.addPort('DATA_ERR_CNT', 'In',8,1);
LLL.addPort('RX_CONFIG_RDY', 'In',1,1);
                                                                               TRANSMITTER ID
                                                              TRANSMITTER_ID_FPGA
LLL.addPort('RX_WIDTH', 'In', 8,1);
                                                                                     TRAIN ID
LLL.addPort('RX_WORDS', 'In',8,1);
                                                             TRAIN ID FPGA
                                                                                    DATA TYPE
                                                              DATA TYPE FPGA
LLL.addPort('RX_DATA_TYPE', 'In',8,1);
                                                                                       WORDS
LLL.addPort('RX_TRAIN_ID','In',64,1);
                                                             WORDS FPGA
                                                                                       WIDTH
LLL.addPort('RX_TRANSMITTER_ID', 'In', 128,1);
                                                             WIDTH FPGA
                                                                                  CONFIG RDY
LLL.addPort('RX_BUNCH_ID_NEW', 'In',1,1);
                                                              CONFIG REQ FPGA
                                                                                        DATA
LLL.addPort('RX_BUNCH_ID','In',16,1);
                                                             DATA REQ FPGA
                                                                                     DATA VLD
LLL.addPort('RX_CONFIG_ERR', 'In',1,1);
                                                             DATA VLD FPGA
                                                                                    BUNCH ID
LLL.addPort('CONFIG_ERR_CNT', 'In', 8,1);
                                                             DATA FPGA
LLL.addPort('TX_BUSY', 'In',1,1);
                                                                                 BUNCH ID VLD
LLL.addPort('TX_DATA','Out',30,1); %,'LLL_DATA');
                                                             BUNCH_ID_RDY_FPGA
                                                                                   BUSY_FPGA
LLL.addPort('TX_DATA_REQ','Out',1,1);
                                                             BUNCH_ID_FPGA
                                                                              CONFIG RDY FPGA
LLL.addPort('TX_DATA_VLD','Out',1,1);
                                                              LL RESET
                                                                                DATA ACK FPGA
LLL.addPort('TX_DATA_ACK','In',1,1);
LLL.addPort('TX_BUNCH_ID_RDY','Out',1,1);
                                                                          LLL TX
LLL.addPort('TX_BUNCH_ID','Out',16,1);
LLL.addPort('TX_WIDTH','Out',8,1);
LLL.addPort('TX_WORDS','Out',8,1);
LLL.addPort('TX_DATA_TYPE','Out',8,1);
LLL.addPort('TX_TRAIN_ID','Out',64,1);
LLL.addPort('TX_TRANSMITTER_ID','Out',128,1);
LLL.addPort('TX_CONFIG_REQ','Out',1,1);
LLL.addPort('TX_CONFIG_RDY','In',1,1);
```

- Specific blocks are available on the library which will accurately simulate the behavior of features available on the board;
- In Hardware, the block is replaced with the real implementation.




# **Development Environment**



#### The BUS logic is generated automatically:

- Based on defined user registers and chosen protocol;
- Compatible with different facilities;
- XML file with register information similar to the VHDL developed applications;
- Script to compile Simulink project with top ISE project;






# Distribute Applications



 Framework gives the option to save the Application as an standalone module while keeping all the defined registers and memories






# Example application



#### **VETO Unit**






# Future development



- Partial reconfiguration
  - Dynamically modify blocks of logic with partial bit files;
  - Reduce synthesis time and flexibility of FPGAs;
  - Partition large algorithms into smaller parts






# Future development



- Partial reconfiguration
  - Dynamically modify blocks of logic with partial bit files;
  - Reduce synthesis time and flexibility of FPGAs;
  - Partition large algorithms into smaller parts
- Integrate additional protocols, namely Ethernet and Wishbone and IPBus (CERN)
  - Integration with CASPER framework already tested;
- Complete hardware systems in Simulink Design
  - Inclusion of different boards and available interfaces to communicate between them;






## \_ Conclusion



- The High-level FPGA programming framework allows users unfamiliar with FPGA programming to easily develop, simulate and integrate their algorithms into large FPGA projects;
- Current European XFEL FPGA projects are already being develop in this framework with positive results;






# \_ Questions?








#### Framework Workflow




- The final Algorithm is processed to integrate the top level FPGA Project:
  - Generate Final Design with bus interface logic based on defined user registers and chosen protocol;
  - Simulink source files inserted in ISE top project;
  - Standalone Module of User application to share and distribute
  - XML file with register information similar to the VHDL developed applications.


























# XFEL Clip board – copy and paste



#### Headline

- first level
  - second level
    - third level

### **Keyword**

- 1. Keyword
- 2. Keyword

#### Headline

- keyword
- keyword

#### **Result Headline**

- result text
- result text

#### Result headline

Result text, result text, result text

#### Result headline

- result text
- result text
- result text