

Logic Design Laboratory term project



SUBJECT: Logic Design Laboratory

Professor : Il Yong Jeon

Team Number : 3

NAME(STUDENT NUMBER): TaeHyoung Kim (2023312453), SeoYeung
Byun(2024315016), MinHyuk Jeon(2019312305), MinJun Kim(2022316130)

Affiliation : Sungkyunkwan University, School of Mechanical Engineering

Date : 2025.07.12

I. Introduction

1. Objective

The purpose of this project is to understand the computational principles and processes of 2D Convolution, and to implement them in hardware using Verilog HDL. First, a Single Processing Element (Single PE) is designed, and 3×3 and 2×2 Systolic Array structures are configured based on this to perform efficient matrix multiplication operations. The computational results of each array are sequentially output through a 7-Segment Display, and the results can be confirmed through an actual FPGA board. In addition, the effectiveness of hardware parallel processing is analyzed by comparing the speed difference between the Single PE and Systolic Array structures when performing the same operation. The entire system is configured in a Structural Modeling manner to clearly understand the operating principles and interactions of each module. Through this process, the goal is to deepen the understanding of Verilog-based digital design capabilities and hardware operation optimization.

2. 2D convolution

2D convolution is the main operation of DNN. It uses a 4×4 input matrix and a 3×3 filter matrix to generate a 2×2 output matrix. Each output matrix value is calculated as follows.




Fig 1. Process of 2D Convolution

$$C_{11} = A_{11} * B_{33} + A_{12} * B_{32} + A_{13} * B_{31} + A_{21} * B_{23} + A_{22} * B_{22} + A_{23} * B_{21} + A_{31} * B_{13} + A_{32} * B_{12} + A_{33} * B_{11}$$


$$C_{12} = A_{12} * B_{33} + A_{13} * B_{32} + A_{14} * B_{31} + A_{22} * B_{23} + A_{23} * B_{22} + A_{24} * B_{21} + A_{32} * B_{13} + A_{33} * B_{12} + A_{34} * B_{11}$$

$$C_{21} = A_{21} * B_{33} + A_{22} * B_{32} + A_{23} * B_{31} + A_{31} * B_{23} + A_{32} * B_{22} + A_{33} * B_{21} + A_{41} * B_{13} + A_{42} * B_{12} + A_{43} * B_{11}$$

$$C_{22} = A_{22} * B_{33} + A_{23} * B_{32} + A_{24} * B_{31} + A_{32} * B_{23} + A_{33} * B_{22} + A_{34} * B_{21} + A_{42} * B_{13} + A_{43} * B_{12} + A_{44} * B_{11}$$

3. Plan for implementation and simulation

The outline of the calculator is as follows.



First, the controller controls the operation order of each module, and each module must be connected to the top module and work organically. The memory module stores the input and connects these values to the calculation module. The calculation module has a single PE, a 3x3 systolic array, and a 2x2 systolic array, which are used to perform the convolution operation of the input matrix and the filter matrix. The result calculated in this way is confirmed to our eyes through the display module on the 7-segment.

Fig 2. Structure of the Whole System

II. Module Description

1. Controller

1.1 Controller Theoretical Approach




Fig 3. Moore Machine State Diagram

The controller is implemented using a Moore machine to manage the execution flow of the system. Compared to a Mealy machine, the Moore machine provides more predictable output transitions because outputs depend solely on the current state. The state diagram consists of six states (S0–S5), each corresponding to a specific module operation. S0: Initialization, S1: Memory operation, S2: Single PE operation, S3: 3x3 Systolic Array operation, S4: 2x2 Systolic Array operation, S5: Display operation

1.2 Controller Implementation Code

```

1 module controller(
2     input rst, clk,
3     input [2:0] mode_num,
4     output reg enable_memory, enable_singlePE, enable_SA3x3, enable_SA2x2, enable_display
5 );
6
7 //parameter
8 parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5;
9
10 // reg for state
11 reg [2:0] state;
12
13 // State register + next-state logic
14 always @(posedge clk or posedge rst) begin
15     if (rst)
16         state <= S0;
17     else begin
18         case (state)
19             S0 : state <= S1;
20             S1 : if (mode_num == 3'b001) state <= S2;
21             S2 : if (mode_num == 3'b010) state <= S3;
22             S3 : if (mode_num == 3'b011) state <= S4;
23             S4 : if (mode_num == 3'b100) state <= S5;
24             S5 : state <= S5; // stay in S5 forever
25             default: state <= S0;
26         endcase
27     end
28 end
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

```

```

33 always @(state) begin
34     (enable_memory, enable_singlePE, enable_SA3x3, enable_SA2x2, enable_display) <= 5'b11111;
35     case (state)
36         S1: (enable_memory, enable_singlePE, enable_SA3x3, enable_SA2x2, enable_display) <= 5'b01111;
37         S2: (enable_memory, enable_singlePE, enable_SA3x3, enable_SA2x2, enable_display) <= 5'b00111;
38         S3: (enable_memory, enable_singlePE, enable_SA3x3, enable_SA2x2, enable_display) <= 5'b00011;
39         S4: (enable_memory, enable_singlePE, enable_SA3x3, enable_SA2x2, enable_display) <= 5'b00001;
40         S5: (enable_memory, enable_singlePE, enable_SA3x3, enable_SA2x2, enable_display) <= 5'b00000;
41     endcase
42 end
43 endmodule
44

```

The controller transitions sequentially from S0 to S5. Each module asserts its **done** signal upon completion, which triggers the transition to the next state in the **Top module** via the **MODE_NUM** signal. Once S5 is reached, the controller remains in the display state without restarting the sequence.

Fig 4. Controller Implementation Code

Enable signals determine the on/off state of each module. In this design, **enable = 0** turns a module **on**, and **enable = 1** turns it **off** because these signals are directly connected to each

module's reset input. As a result, modules from earlier states stay active while transitioning to subsequent states.

1.3 Controller testbench and simulation

```

33 CLK = 0;
34 forever #10 CLK = ~CLK;
35 end
36
37 // Initial conditions & test pattern
38 initial begin
39     // Initial state
40     RESET = 1;
41     MODE_NUM = 3'b000;
42
43     // Observe reset behavior
44     #30 RESET = 0; // Release reset
45
46     // Sequentially test state transitions
47     #50 MODE_NUM = 3'b001; // Memory done ? Single PE
48     #100 MODE_NUM = 3'b010; // Single PE done ? SA3x3
49     #100 MODE_NUM = 3'b011; // SA3x3 done ? SA2x2
50     #100 MODE_NUM = 3'b100; // SA2x2 done ? Display
51
52     // Edge case: keep MODE_NUM constant (no transition)
53     #100 MODE_NUM = 3'b100;
54
55     // Reapply reset
56     #50 RESET = 1;
57     #30 RESET = 0;

```

The controller was tested by incrementally increasing **MODE_NUM** every 100ns to verify state transitions. Simulations confirmed that state transitions occur on the next positive clock edge after **MODE_NUM** changes, and previously activated modules remain enabled as intended. Waveform analysis validated the correct timing and activation of enable signals.




Fig 5. Controller testbench and simulation

2. Memory Module

2.1 Memory Theoretical Approach

Memory is a module that simply receives 16 values of the input matrix and 9 values of the filter matrix, temporarily stores them, and then outputs them. Memory operates for at least two positive clock edges. In the first clock, the input values are stored in the storage inside the memory module. In the next clock, the values inside the memory module are output as 25 outputs.

2.2 Memory Module

```

module memory(
    input clk,
    input rst,
    input [7:0] in_1, in_2, in_3, in_4,
    input [7:0] in_5, in_6, in_7, in_8,
    input [7:0] in_9, in_10, in_11, in_12,
    input [7:0] in_13, in_14, in_15, in_16,
    input [7:0] f_1, f_2, f_3, f_4, f_5, f_6, f_7, f_8, f_9,
    output reg [7:0] out_in_1, out_in_2, out_in_3, out_in_4,
    output reg [7:0] out_in_5, out_in_6, out_in_7, out_in_8, out_in_9,
    output reg [7:0] out_in_10, out_in_11, out_in_12, out_in_13, out_in_14,
    output reg [7:0] out_in_15, out_in_16, out_f_1, out_f_2, out_f_3,
    output reg [7:0] out_f_4, out_f_5, out_f_6, out_f_7, out_f_8, out_f_9,
    output reg done_memory
);

// Store inputs to internal memory registers
matrix_in_1 <= in_1; matrix_in_2 <= in_2; matrix_in_3 <= in_3; matrix_in_4 <= in_4;
matrix_in_5 <= in_5; matrix_in_6 <= in_6; matrix_in_7 <= in_7; matrix_in_8 <= in_8;
matrix_in_9 <= in_9; matrix_in_10 <= in_10; matrix_in_11 <= in_11; matrix_in_12 <= in_12;
matrix_in_13 <= in_13; matrix_in_14 <= in_14; matrix_in_15 <= in_15; matrix_in_16 <= in_16;

matrix_f_1 <= f_1; matrix_f_2 <= f_2; matrix_f_3 <= f_3; matrix_f_4 <= f_4;
matrix_f_5 <= f_5; matrix_f_6 <= f_6; matrix_f_7 <= f_7; matrix_f_8 <= f_8;
matrix_f_9 <= f_9;

save <= 2'b00;

end

2'b00: begin
    // Output stored memory values
    out_in_1 <= matrix_in_1; out_in_2 <= matrix_in_2; out_in_3 <= matrix_in_3; out_in_4 <= matrix_in_4;
    out_in_5 <= matrix_in_5; out_in_6 <= matrix_in_6; out_in_7 <= matrix_in_7; out_in_8 <= matrix_in_8;
    out_in_9 <= matrix_in_9; out_in_10 <= matrix_in_10; out_in_11 <= matrix_in_11; out_in_12 <= matrix_in_12;
    out_in_13 <= matrix_in_13; out_in_14 <= matrix_in_14; out_in_15 <= matrix_in_15; out_in_16 <= matrix_in_16;

    out_f_1 <= matrix_f_1; out_f_2 <= matrix_f_2; out_f_3 <= matrix_f_3; out_f_4 <= matrix_f_4;
    out_f_5 <= matrix_f_5; out_f_6 <= matrix_f_6; out_f_7 <= matrix_f_7; out_f_8 <= matrix_f_8;
    out_f_9 <= matrix_f_9;

    done_memory <= 1;
end

endcase

end

always @(posedge clk or posedge rst) begin
    if (rst) begin
        // Reset all memory registers to 0
        matrix_in_1 <= 0'b0; matrix_in_2 <= 0'b0; matrix_in_3 <= 0'b0; matrix_in_4 <= 0'b0;
        matrix_in_5 <= 0'b0; matrix_in_6 <= 0'b0; matrix_in_7 <= 0'b0; matrix_in_8 <= 0'b0;
        matrix_in_9 <= 0'b0; matrix_in_10 <= 0'b0; matrix_in_11 <= 0'b0; matrix_in_12 <= 0'b0;
        matrix_in_13 <= 0'b0; matrix_in_14 <= 0'b0; matrix_in_15 <= 0'b0; matrix_in_16 <= 0'b0;
        matrix_f_1 <= 0'b0; matrix_f_2 <= 0'b0; matrix_f_3 <= 0'b0; matrix_f_4 <= 0'b0;
        matrix_f_5 <= 0'b0; matrix_f_6 <= 0'b0; matrix_f_7 <= 0'b0; matrix_f_8 <= 0'b0;
        matrix_f_9 <= 0'b0;

        save <= 2'b01;
        done_memory <= 0;
    end
end

save <= 2'b01;
done_memory <= 0;

```

Fig 6. Memory Module Code

The memory module receives input matrix values (in_X) and filter values (f_X), storing them in matrix_in_X and matrix_f_X, respectively. The stored values are then output through out_in_X and out_f_X. The **save** signal determines whether to store or output data, while **done_memory** indicates whether the output process is complete. Initially, save is set to 1 and done_memory to 0. The always block synchronizes operations with clk and rst. When rst is 1, all values are reset to 0. Otherwise, a case statement handles memory storing values when save is 1 and outputting values when save is 0. After the output is complete, done_memory is set to 1. In this way, the memory module is implemented in two distinct phases: storing and outputting.

2.3 Memory Module Testbench and Simulation

```

timescale 1ns/1ns
module memory_tb;
    // Testbench signals
    reg clk;
    reg rst;
    reg [7:0] in_1, in_2, in_3, in_4;
    reg [7:0] in_5, in_6, in_7, in_8;
    reg [7:0] in_9, in_10, in_11, in_12;
    reg [7:0] in_13, in_14, in_15, in_16;
    reg [7:0] f_1, f_2, f_3, f_4, f_5, f_6, f_7, f_8, f_9;

    wire [7:0] out_in_1, out_in_2, out_in_3, out_in_4;
    wire [7:0] out_in_5, out_in_6, out_in_7, out_in_8;
    wire [7:0] out_in_9, out_in_10, out_in_11, out_in_12;
    wire [7:0] out_in_13, out_in_14, out_in_15, out_in_16;
    wire [7:0] out_f_1, out_f_2, out_f_3, out_f_4;
    wire [7:0] out_f_5, out_f_6, out_f_7, out_f_8;
    wire [7:0] out_f_9;
    wire done_memory;

    // Instantiate the memory module
    memory mem1(
        .clk(clk),
        .rst(rst),
        .in_1(in_1), .in_2(in_2), .in_3(in_3), .in_4(in_4),
        .in_5(in_5), .in_6(in_6), .in_7(in_7), .in_8(in_8),
        .in_9(in_9), .in_10(in_10), .in_11(in_11), .in_12(in_12),
        .in_13(in_13), .in_14(in_14), .in_15(in_15), .in_16(in_16),
        .f_1(f_1), .f_2(f_2), .f_3(f_3), .f_4(f_4), .f_5(f_5),
        .f_6(f_6), .f_7(f_7), .f_8(f_8), .f_9(f_9),
        .out_in_1(out_in_1), .out_in_2(out_in_2), .out_in_3(out_in_3), .out_in_4(out_in_4),
        .out_in_5(out_in_5), .out_in_6(out_in_6), .out_in_7(out_in_7), .out_in_8(out_in_8),
        .out_in_9(out_in_9), .out_in_10(out_in_10), .out_in_11(out_in_11), .out_in_12(out_in_12),
        .out_in_13(out_in_13), .out_in_14(out_in_14), .out_in_15(out_in_15), .out_in_16(out_in_16),
        .out_f_1(out_f_1), .out_f_2(out_f_2), .out_f_3(out_f_3), .out_f_4(out_f_4),
        .out_f_5(out_f_5), .out_f_6(out_f_6), .out_f_7(out_f_7), .out_f_8(out_f_8),
        .out_f_9(out_f_9), .done_memory(done_memory)
    );

    initial begin
        clk = 0;
        forever #10 clk = ~clk;
    end

    initial begin
        rst = 1; // Apply reset
        #10 rst = 0; // Deassert reset after 10ns

        // Assign random binary values to inputs
        in_1 = 8'b11010101; in_2 = 8'b00110111; in_3 = 8'b10101100; in_4 = 8'b01010010;
        in_5 = 8'b01100101; in_6 = 8'b11101010; in_7 = 8'b10010111; in_8 = 8'b00101101;
        in_9 = 8'b11001001; in_10 = 8'b10111000; in_11 = 8'b01111001; in_12 = 8'b00011100;
        in_13 = 8'b01010101; in_14 = 8'b11111111; in_15 = 8'b00000001; in_16 = 8'b10101010;
        f_1 = 8'b00111100; f_2 = 8'b11011011; f_3 = 8'b10100101; f_4 = 8'b01001110;
        f_5 = 8'b11100011; f_6 = 8'b00010110; f_7 = 8'b01110001; f_8 = 8'b10111001; f_9 = 8'b01010110;

    end

endmodule

```

Fig 7. Memory Module Testbench Code

In Fig 7, the variables to be input to the memory and the variables to be output were specified, and the values of the input matrix and the values of the filter matrix were randomly set and input.




Fig 8. Memory Module Simulation Results

3. PE Module

3.1 PE module Theoretical Approach

```

1 module pe_module
2   input wire [7:0] in1, in2, // Matrix and filter inputs
3   input wire clk, rst, // Clock and reset
4   output wire [7:0] pass_right, pass_down, // Propagate inputs to neighbor PEs
5   output reg [7:0] result // Accumulated output
6
7
8   wire [7:0] mul_out; // Multiplier output
9   wire [7:0] add_out; // Adder output
10
11   // Relay: propagate in1 to right PE, in2 to bottom PE
12   eight_bit_register_behavioral_module relay_reg1(.in(in1), .clk(clk), .rst(rst), .out(pass_right));
13   eight_bit_register_behavioral_module relay_reg2(.in(in2), .clk(clk), .rst(rst), .out(pass_down));
14
15   // Multiplier: combinational
16   multiplier_module multiplier(.a(in1), .b(in2), .outC(mul_out));
17
18   // Adder: combinational
19   eight_bit_adder_module adder(.a(mul_out), .b(result), .cin(1'b0), .sum(add_out), .cout());
20
21   // Accumulator register: updates on each clock
22   always @(posedge clk or posedge rst) begin
23     if (rst)
24       result <= 8'b0; // Reset accumulated result
25     else
26       result <= add_out; // Accumulate
27   end
28 endmodule

```

The PE (Processing Element) module is the fundamental computation block for the systolic array. It accepts two inputs (input and filter), performs multiplication and addition, accumulates the result, and passes data to neighboring PEs (relay function).

3.2 Detailed Design of PE Module Subcomponents

```

1 module eight_bit_register_behavioral_module
2   input wire [7:0] in, // Input data
3   input wire clk, // Clock
4   input wire rst, // Reset
5   output reg [7:0] out // Output data
6
7   always @(posedge clk or posedge rst) begin
8     if (rst)
9       out <= 8'b0; // Clear register on reset
10    else
11      out <= in; // Pass input to output
12    end
13 endmodule

```

```

1 module multiplier_module (a, b, outC);
2   input [7:0] a, b;
3
4   output [7:0] outC;
5
6   wire [15:0] mul_16;
7
8   assign mul_16 = a * b;
9   assign outC = mul_16[7:0];
10
11 endmodule

```



```

1  module eight_bit_adder_module (a, b, cin, sum, cout);
2      input [7:0] a, b;
3      input cin;
4
5      output [7:0] sum;
6      output cout;
7
8      wire c1, c2, c3, c4, c5, c6, c7;
9
10     //8bit full adder
11     full_adder_behavioral_module add1(.a(a[0]), .b(b[0]), .cin(1'b0), .sum(sum[0]), .cout(c1));
12     full_adder_behavioral_module add2(.a(a[1]), .b(b[1]), .cin(c1), .sum(sum[1]), .cout(c2));
13     full_adder_behavioral_module add3(.a(a[2]), .b(b[2]), .cin(c2), .sum(sum[2]), .cout(c3));
14     full_adder_behavioral_module add4(.a(a[3]), .b(b[3]), .cin(c3), .sum(sum[3]), .cout(c4));
15     full_adder_behavioral_module add5(.a(a[4]), .b(b[4]), .cin(c4), .sum(sum[4]), .cout(c5));
16     full_adder_behavioral_module add6(.a(a[5]), .b(b[5]), .cin(c5), .sum(sum[5]), .cout(c6));
17     full_adder_behavioral_module add7(.a(a[6]), .b(b[6]), .cin(c6), .sum(sum[6]), .cout(c7));
18     full_adder_behavioral_module add8(.a(a[7]), .b(b[7]), .cin(c7), .sum(sum[7]), .cout(cout));
19
20 endmodule

```

```

1  module full_adder_behavioral_module (a, b, cin, sum, cout);
2      input a, b, cin;
3      output sum, cout;
4      reg sum, cout;
5
6      always@(a or b or cin)
7      begin
8          {cout, sum} <= a + b + cin;
9      end
10
11 endmodule

```

```

22 // Accumulator Register, updated on each clock
23 always @(posedge clk or posedge rst) begin
24     if (rst)
25         result <= 8'b0; // Reset accumulated result
26     else
27         result <= add_out; // Accumulate
28 end
29 endmodule
30

```

Fig 9. PE Module Subcomponents : (a) Relay Register (b) Multiplier (c) 8bit Adder (d) Full Adder (e) Accumulator

The module comprises four key components. **(a) Register** : The register stores incoming data synchronized to the clock and propagates it rightward and downward using pass_right and pass_down. This enables pipelined dataflow across the systolic array. **(b) Multiplier** : The multiplier computes an 8-bit product of the two inputs. To avoid overflow, the higher bits beyond the 8-bit width are discarded. **(c),(d) Adder** : The adder sums the multiplier output and the accumulator value using a cascade of eight 1-bit full adder modules. **(e) Accumulator** : The accumulator stores the current sum and updates its value on every rising clock edge.

3.3 Testbench & Simulation of PE module

```

20 // Clock generation: period = 20ns
21 initial begin
22     clk = 0;
23     forever #10 clk = ~clk;
24 end
25
26 // Test stimulus
27 initial begin
28     rst = 1; in1 = 0; in2 = 0;
29     #10 rst = 0; // Release reset
30
31     #15 in1 = 3; in2 = 2;
32     #20 in1 = 1; in2 = 4;
33     #20 in1 = 5; in2 = 1;
34     #20 in1 = 0; in2 = 7;
35     #20 in1 = 2; in2 = 3;
36     #20 in1 = 0; in2 = 0;
37 end
38 endmodule
39

```

The testbench periodically provided random inputs to verify multiplication, addition, and relay functions. Simulation results showed that:

Relay outputs (pass_right, pass_down) updated correctly on the next positive clock edge.

Result outputs reflected correct accumulated values in sync with the clock.

This validated that the PE module performs as expected.




Fig 10. Testbench & Simulation of PE module

4. Single PE Module

4.1 Single PE theoretical design




Fig 11. Outline of Single PE Computation

4.2 Single PE module

```

assign {in[0][0], in[0][1], in[0][2], in[0][3]} = {mat_in_11, mat_in_12, mat_in_13, mat_in_14};
assign {in[1][0], in[1][1], in[1][2], in[1][3]} = {mat_in_21, mat_in_22, mat_in_23, mat_in_24};
assign {in[2][0], in[2][1], in[2][2], in[2][3]} = {mat_in_31, mat_in_32, mat_in_33, mat_in_34};
assign {in[3][0], in[3][1], in[3][2], in[3][3]} = {mat_in_41, mat_in_42, mat_in_43, mat_in_44};

assign {f[2][2], f[2][1], f[2][0]} = {kernel_11, kernel_12, kernel_13};
assign {f[1][2], f[1][1], f[1][0]} = {kernel_21, kernel_22, kernel_23};
assign {f[0][2], f[0][1], f[0][0]} = {kernel_31, kernel_32, kernel_33};

integer count;

pe_module single_pe(.in1(pe_input), .in2(pe_filter), .clk(clk), .rst(pe_rst), .pass_right(), .pass_down(), .result(out));

initial done_single <= 0;

always @(posedge clk, posedge rst)
begin
  if(rst == 1'b1)
  begin
    pe_rst <= 1'b1;
    count <= 10'd0;
    conv_out_11 <= 8'b00000000; conv_out_12 <= 8'b00000000; conv_out_21 <= 8'b00000000; conv_out_22 <= 8'b00000000;
    pe_input <= 8'b00000000; pe_filter <= 8'b00000000;
    pe_delay <= 2'b00;
  end

  F----- F----- F----- F-----
  36:
  begin
    done_single <= 1;
  end
endcase
count = count + 1;
if (count != 1'b0 && count % 9 == 0)
  pe_delay <= 2'b10;
end
end

```

```

else
begin
  if (pe_delay == 2'b10)
  pe_delay <= 2'b01;
  else if (pe_delay == 2'b01)
  begin
    case(count/9)
    1: conv_out_11 = out;
    2: conv_out_12 = out;
    3: conv_out_21 = out;
    4: conv_out_22 = out;
    endcase
    pe_input = 8'b00000000; pe_filter = 8'b00000000;
    pe_rst = 1'b1;
    pe_delay <= 2'b00;
  end
  else if (pe_rst == 1'b1)
  pe_rst = 1'b0;
  else
  begin
    case(count)
    0:
    begin
      pe_input = in[0][0];
      pe_filter = f[0][0];
    end
    1:
    begin
      pe_input = in[0][1];
      pe_filter = f[0][1];
    end
  end
end

```

Fig 12. Single PE module Code

The report includes only the core logic of the code specifically the input/output assignments to the matrix, reset behavior, result storage, and the start/end of the case statement (full details are in the code zip). The input to the

module includes the input and filter arrays. Since convolution requires the filter to be rotated 180 degrees, the filter is entered in reverse order (f[2][2] to f[0][0]), ensuring proper alignment. The pe module is instantiated, and done_single is initially set to 0, indicating that the computation hasn't finished. If rst is 1, all values are reset. Otherwise, operations proceed. A 2-bit register **pe_delay** tracks the processing state. When pe_delay is 2, it's simply decremented. When pe_delay is 1, the output is saved, pe_rst is set to 1, and pe_delay is again decremented. In the case where pe_delay is 0, the count increases with each PE operation. Every 9 counts, pe_delay is set to 2 to process the result. This repeats 4 times (for c11, c12, c21, c22), and when count reaches 36, done_single is set to 1 to signal completion.

4.3 Single PE Testbench and simulation

```

module single_pe_testbench_tb;
// Clock
reg CLK;
reg RST;

reg [7:0] mat_in_11, mat_in_12, mat_in_13, mat_in_14,
mat_in_21, mat_in_22, mat_in_23, mat_in_24,
mat_in_31, mat_in_32, mat_in_33, mat_in_34,
mat_in_41, mat_in_42, mat_in_43, mat_in_44;

reg [7:0] kernel_11, kernel_12, kernel_13,
kernel_21, kernel_22, kernel_23,
kernel_31, kernel_32, kernel_33;

wire [7:0] conv_out_11, conv_out_12, conv_out_21, conv_out_22;
wire done_single;

single_pe_module uut (
    .mat_in_11(mat_in_11), .mat_in_12(mat_in_12), .mat_in_13(mat_in_13), .mat_in_14(mat_in_14),
    .mat_in_21(mat_in_21), .mat_in_22(mat_in_22), .mat_in_23(mat_in_23), .mat_in_24(mat_in_24),
    .mat_in_31(mat_in_31), .mat_in_32(mat_in_32), .mat_in_33(mat_in_33), .mat_in_34(mat_in_34),
    .mat_in_41(mat_in_41), .mat_in_42(mat_in_42), .mat_in_43(mat_in_43), .mat_in_44(mat_in_44),
    .kernel_11(kernel_11), .kernel_12(kernel_12), .kernel_13(kernel_13),
    .kernel_21(kernel_21), .kernel_22(kernel_22), .kernel_23(kernel_23),
    .kernel_31(kernel_31), .kernel_32(kernel_32), .kernel_33(kernel_33),
    .clk(CLK), .rst(RST),
    .conv_out_11(conv_out_11), .conv_out_12(conv_out_12), .conv_out_21(conv_out_21), .conv_out_22(conv_out_22), .done_single(done_single)
);

initial begin
    mat_in_11 = 8'd2; mat_in_12 = 8'd1; mat_in_13 = 8'd3; mat_in_14 = 8'd1;
    mat_in_21 = 8'd0; mat_in_22 = 8'd2; mat_in_23 = 8'd4; mat_in_24 = 8'd2;
    mat_in_31 = 8'd1; mat_in_32 = 8'd3; mat_in_33 = 8'd2; mat_in_34 = 8'd0;
    mat_in_41 = 8'd0; mat_in_42 = 8'd1; mat_in_43 = 8'd0; mat_in_44 = 8'd1;

    kernel_11 = 8'd1; kernel_12 = 8'd0; kernel_13 = 8'd1;
    kernel_21 = 8'd1; kernel_22 = 8'd1; kernel_23 = 8'd0;
    kernel_31 = 8'd0; kernel_32 = 8'd1; kernel_33 = 8'd1;

    RST = 1'b1;
    CLK = 1'b0;
end

initial begin
    forever begin
        #10 CLK = ~CLK;
    end
end

initial begin
    #10 RST = 1'b0;
    #1000 RST = 1'b1;
    #10 RST = 1'b0;
    #1000 RST = 1'b1;
    #10 RST = 1'b0;
end
endmodule

```

Fig 13. Single PE testbench

I entered random input values and filter values and made a single pe run.




Fig 14. Single PE simulation results

Looking at the simulation results, we can see that c11~c22 values are output in order **every 12 clocks**(c11=12, c12=13, c21=9, c22=10). And when c22 is output, the value of done_single also becomes 1. Finally, when rst=1, all values are initialized to 0. This shows that the code is working normally.

In the case of Fig. 17, PE8 and PE9 failed to complete their accumulation operations, resulting in incomplete outputs. In particular, within the 3×3 systolic array structure, input data propagates sequentially, and it became clear through this test that an **additional two zeros** at the end of the input sequence are necessary for the data to reach the third-row PEs. This experiment highlighted the timing requirement for the input to travel through the array and reach the lower-row PEs. Based on this insight, the value of DATA_FEED_CYCLES was set to 11, allowing all computations to complete in parallel and ensuring the correctness of the final outputs. All variables were named to clearly reflect their roles, with an emphasis on code readability and maintainability.

Table 2. (a) Input Feeding Schedule by Clock Cycle (b) Accumulation Results and Computation Timing Summary


Clock	row_input_1	row_input_2	row_input_3	col_input_1	col_input_2	col_input_3	PE No.	Output Signal	Computed at Clock	Computation Formula (Accumulation Sequence)
1	mat_input11	0	0	filter33	mat_input21	0	PE1	result11	Clock 9	$\text{mat_input11} \times \text{filter33} + \text{mat_input12} \times \text{filter32} + \text{mat_input13} \times \text{filter31} + \text{mat_input21} \times \text{filter23} + \text{mat_input22} \times \text{filter22} + \text{mat_input23} \times \text{filter21} + \text{mat_input31} \times \text{filter13} + \text{mat_input32} \times \text{filter12} + \text{mat_input33} \times \text{filter11}$
2	mat_input12	mat_input12	filter33	filter32	mat_input22	mat_input22				
3	mat_input13	mat_input13	filter32	filter31	mat_input23	mat_input23				
4	mat_input21	mat_input14	filter31	filter23	mat_input31	mat_input24	PE4	result12	Clock 10	$0 + \text{mat_input12} \times \text{filter33} + \text{mat_input13} \times \text{filter32} + \text{mat_input14} \times \text{filter31} + \text{mat_input22} \times \text{filter23} + \text{mat_input23} \times \text{filter22} + \text{mat_input24} \times \text{filter21} + \text{mat_input32} \times \text{filter13} + \text{mat_input33} \times \text{filter12} + \text{mat_input34} \times \text{filter11}$
5	mat_input22	mat_input22	filter23	filter22	mat_input32	mat_input33				
6	mat_input23	mat_input23	filter22	filter21	mat_input33	mat_input33				
7	mat_input31	mat_input24	filter21	filter13	mat_input41	mat_input34	PE8	result21	Clock 11	$0 + 0 + \text{filter33} \times \text{mat_input21} + \text{filter32} \times \text{mat_input22} + \text{filter31} \times \text{mat_input23} + \text{filter23} \times \text{mat_input31} + \text{filter22} \times \text{mat_input32} + \text{filter21} \times \text{mat_input33} + \text{filter13} \times \text{mat_input41} + \text{filter12} \times \text{mat_input42} + \text{filter11} \times \text{mat_input43}$
8	mat_input32	mat_input32	filter13	filter12	mat_input42	mat_input42				
9	mat_input33	mat_input33	filter12	filter11	mat_input43	mat_input43				
10	0	mat_input34	filter11	0	0	mat_input44	PE9	result22	Clock 12	$0 + 0 + \text{filter33} \times \text{mat_input22} + \text{filter32} \times \text{mat_input23} + \text{filter31} \times \text{mat_input24} + \text{filter23} \times \text{mat_input32} + \text{filter22} \times \text{mat_input33} + \text{filter21} \times \text{mat_input34} + \text{filter13} \times \text{mat_input42} + \text{filter12} \times \text{mat_input43} + \text{filter11} \times \text{mat_input44}$
11	0	0	0	0	0	0				
12	0	0	0	0	0	0				

The table above summarizes the accumulation results and computation timing. It indicates the clock cycle at which each PE module receives its inputs, completes the computation, and assigns the result.

5.3 3x3 Systolic Array Testbench

4x4 Input Matrix				3x3 filter Matrix				result	
2	1	3	1	1	0	1		result11 = 12	result12 = 13
0	2	4	2	1	1	0		result21 = 9	result22 = 10
1	3	2	0	0	1	1			
2	1	0	1						

Fig 18. Input Matrices and result of 3x3 systolic array




```

always @(posedge clk or posedge rst)
begin
  if(rst)
  begin
    cnt <= 0'd0;
    row_1 <= 0'd0;
    row_2 <= 0'd0;
    col_1 <= 0'd0;
    col_2 <= 0'd0;
    done_2_2 <= 0;
  end
  else
  begin
    if (cnt <= DATA_FEED_CYCLES)
    begin
      cnt <= cnt + 1;
      row_1 <= row_input_1[cnt];
      row_2 <= row_input_2[cnt];
      col_1 <= col_input_1[cnt];
      col_2 <= col_input_2[cnt];
      done_2_2 <= 0;
    end
    else if (cnt == DATA_FEED_CYCLES + 1) begin
      done_2_2 <= 1;
    end
    else begin
      row_1 <= 0'd0;
      row_2 <= 0'd0;
      col_1 <= 0'd0;
      col_2 <= 0'd0;
      done_2_2 <= 0;
    end
  end
end
endmodule
  
```

```

always @(rst or res_pe_1 or res_pe_2 or res_pe_3 or res_pe_4)
begin
  if(rst)
  begin
    result11 <= 8'd0;
    result12 <= 8'd0;
    result21 <= 8'd0;
    result22 <= 8'd0;
  end
  else
  begin
    result11 <= res_pe_1;
    result12 <= res_pe_2;
    result21 <= res_pe_3;
    result22 <= res_pe_4;
  end
end
  
```

Fig 20. 2x2 systolic Array Code

The systolic_array_2by2_module implements a 2×2 systolic array using four PE modules to perform a convolution between a 4×4 input matrix and a 3×3 filter. The module is designed to feed input values over **15 clock cycles**, with each of the row_input and col_input arrays containing 15 values. The DUMMY_ZERO parameter is used to control **input timing**, ensuring that each PE receives its data at the correct cycle to begin computation and generate a result. This systolic array uses a dataflow structure where the input matrix and filter values flow diagonally through the array. **Row_input_1 and row_input_2 are inputs injected from the top** in the row direction, while **col_input_1 and col_input_2 are filter values injected from the left** in the column direction. Zeros are inserted into the inputs to ensure that each PE performs multiplication and accumulation at the correct timing.



Fig 21. Effort to minimize clock cycles

In the case of Fig 21, an attempt was made to minimize the number of clock cycles by optimizing the input arrangement and reducing the amount of zero padding. Although one of the final DUMMY_ZEROs was removed during testing, it was observed that the total number of **required clock cycles remained unchanged**. Therefore, for consistency with the 3×3 structure and ease of code maintenance, two zero paddings were retained at the end of the input sequence.

Each PE module computes and accumulates its result internally and outputs it via its res_pe port. The final results are assigned to the outputs result11, result12, result21, and result22. Unlike in a 3×3 systolic array where only some PEs produce output, this 2×2 design is structured to produce results in all four PEs, maximizing both **parallelism and hardware utilization**.

Table 3. Input Feeding Schedule by Clock Cycle and Accumulation Results and Computation Timing Summary

Cycle	row_input_1	col_input_1	row_input_2	col_input_2	PE No.	Output Signal	Computed at Clock	Computation Formula (Accumulation Sequence)
1	mat_input11	filter33	0	0	PE1	result11	Clock 11	$\text{mat_input11} \times \text{filter33} + \text{mat_input12} \times \text{filter32} + \text{mat_input13} \times \text{filter31} + \text{mat_input21} \times \text{filter23} + \text{mat_input22} \times \text{filter22} + \text{mat_input23} \times \text{filter21} + \text{mat_input31} \times \text{filter13} + \text{mat_input32} \times \text{filter12} + \text{mat_input33} \times \text{filter11}$
2	mat_input12	filter32	mat_input21	0				
3	mat_input13	filter31	mat_input22	filter33				
4	mat_input14	0	mat_input23	filter32				
5	mat_input21	filter23	mat_input24	filter31	PE2	result12	Clock 1	$0 + \text{mat_input12} \times \text{filter33} + \text{mat_input13} \times \text{filter32} + \text{mat_input14} \times \text{filter31} + \text{mat_input22} \times \text{filter23} + \text{mat_input23} \times \text{filter22} + \text{mat_input24} \times \text{filter21} + \text{mat_input32} \times \text{filter13} + \text{mat_input33} \times \text{filter12} + \text{mat_input34} \times \text{filter11}$
6	mat_input22	filter22	mat_input31	0				
7	mat_input23	filter21	mat_input32	filter23				
8	mat_input24	0	mat_input33	filter22				
9	mat_input31	filter13	mat_input34	filter21	PE3	result21	Clock 10	$0 + 0 + \text{mat_input21} \times \text{filter33} + \text{mat_input22} \times \text{filter32} + \text{mat_input23} \times \text{filter31} + \text{mat_input31} \times \text{filter23} + \text{mat_input32} \times \text{filter22} + \text{mat_input33} \times \text{filter21} + \text{mat_input41} \times \text{filter13} + \text{mat_input42} \times \text{filter12} + \text{mat_input43} \times \text{filter11}$
10	mat_input32	filter12	mat_input41	0				
11	mat_input33	filter11	mat_input42	filter13				
12	mat_input34	0	mat_input43	filter12				
13	0	0	mat_input44	filter11	PE4	result22	Clock 14	$0 + 0 + \text{mat_input22} \times \text{filter33} + \text{mat_input23} \times \text{filter32} + \text{mat_input24} \times \text{filter31} + \text{mat_input32} \times \text{filter23} + \text{mat_input33} \times \text{filter22} + \text{mat_input34} \times \text{filter21} + \text{mat_input42} \times \text{filter13} + \text{mat_input43} \times \text{filter12} + \text{mat_input44} \times \text{filter11}$
14	0	0	0	0				
15	0	0	0	0				

6.3 2x2 Systolic Array Testbench and Simulation

Table 4. Input Matrices and Convolution Results

4x4 Input Matrix				3x3 filter Matrix			result	
2	1	3	1	1	0	1	result11 = 12	result12 = 13
0	2	4	2	1	1	0	result21 = 9	result22 = 10
1	3	2	0	0	1	1		
2	1	0	1					

```

begin
#10 RST = 1'b1;
#20 RST = 1'b0;
  INPUT11 = 8'd2; INPUT12 = 8'd1; INPUT13 = 8'd3; INPUT14 = 8'd1;
  INPUT21 = 8'd0; INPUT22 = 8'd2; INPUT23 = 8'd4; INPUT24 = 8'd2;
  INPUT31 = 8'd1; INPUT32 = 8'd3; INPUT33 = 8'd2; INPUT34 = 8'd0;
  INPUT41 = 8'd2; INPUT42 = 8'd1; INPUT43 = 8'd0; INPUT44 = 8'd1;

  FILTER11 = 8'd1; FILTER12 = 8'd0; FILTER13 = 8'd1;
  FILTER21 = 8'd1; FILTER22 = 8'd1; FILTER23 = 8'd0;
  FILTER31 = 8'd0; FILTER32 = 8'd1; FILTER33 = 8'd1;

#500 RST= 1'b1;
end
  
```

When the input values are given as a 4×4 matrix and a 3×3 filter, as shown in the table above, the output results are observed as follows: result11 = 12, result12 = 13, result21 = 9, and result22 = 10, which are **identical to those produced by the 3×3 systolic array**.

The computation begins when the reset signal (rst) is deasserted (set to 0) at 30 ns. After 14 clock cycles, the final output is generated, and the done_2_2 signal transitions to 1, indicating that the computation has completed.




Fig 22. waveform of 2x2 systolic array

The total computation time is 280 ns. Since the output matches the expected results from a 2D convolution between the input matrix and the filter, it can be concluded that the model functions correctly. When the input values are given as a 4×4 matrix and a 3×3 filter, as shown in the table above, the output results are observed as follows: result11 = 12, result12 = 13, result21 = 9, and result22 = 10, which are identical to those produced by the 3×3 systolic array. The computation begins when the reset signal (rst) is deasserted (set to 0) at 30 ns. After 14 clock cycles, the final output is generated, and the done_2_2 signal transitions to 1, indicating that the computation has completed. The total computation time is 280 ns. Since the output matches the expected results from a 2D convolution between the input matrix and the filter, it can be concluded that the model functions correctly.

7. Display, 7-Segment Module

7.1 Display, 7-Segment Module Theoretical Design

```

132 //disp, 7 seg module
133
134 display display(.clk(clk), .rst(enable_display),
135               .sa_3x3_11(C11_3_3), .sa_3x3_12(C12_3_3), .sa_3x3_21(C21_3_3), .sa_3x3_22(C22_3_3),
136               .sa_2x2_11(C11_2_2), .sa_2x2_12(C12_2_2), .sa_2x2_21(C21_2_2), .sa_2x2_22(C22_2_2),
137               .digit_select(digit), .segment_output(segment_data));
138

```

Figure 23. Display Module Block Inside the Top Module

The display system consists of three modules: **clock divider**, **seven_segment**, and **display**. It converts eight 8-bit outputs from the systolic arrays into 3-digit decimal numbers and sequentially presents them on a 7-segment display. The **display** module outputs each value one at a time at fixed intervals, ensuring that results appear in order without overlapping. It uses a **clock divider** and index control logic to manage the overall flow of output, helping to visually distinguish different stages of system operation. The **seven_segment** module addresses the hardware limitation of the 7-segment display, which can show only one digit at a time, by using a multiplexing approach. It decomposes each value into individual digits and rapidly cycles through them, creating the visual effect of a full 3-digit number being displayed simultaneously. Together, they form the final stage of the Top module, enabling clear visualization of computation results.

7.2 Clock Divider Module

```

1 module clock_divider #(parameter DIV = 4)(
2   input wire clk_in,
3   input wire rst,
4   output reg clk_out
5 );
6
7   reg [25:0] counter;
8
9   always @(posedge clk_in or posedge rst) begin
10     if (rst) begin
11       counter <= 0;
12       clk_out <= 0;
13     end
14     else begin
15       if (counter >= DIV) begin
16         clk_out <= ~clk_out;
17         counter <= 0;
18       end
19       else begin
20         counter <= counter + 1;
21       end
22     end
23   end
24 endmodule
25
26

```

The Clock Divider is a key module responsible for timing control. It converts a high-frequency input clock (clk_in) into a **slower output clock** (clk_out). Internally, it uses a 26-bit counter that increments on every rising edge of clk_in. When the counter reaches a predefined DIV value, clk_out toggles and the counter resets. The DIV value determines how many input clock cycles are required for one toggle of the output clock, thereby controlling its period.

Fig 23. Clock Divider Module

This module is used in both the Display Module and the 7-Segment Module, each with different DIV settings. In the Display Module, the **DIV value is set to 49,999,999** to display each output value at 1-second intervals. In the 7-Segment Module, **the DIV value is set to 99,999** to rapidly cycle through digit positions. This enables smooth and flicker-free display of 3-digit numbers using the persistence of vision effect.

7.3 Display Module

```

1 timescale 1ns / 1ps
2
3 module display (
4     input clk,
5     input rst,
6     input [7:0] sa_3x3_11, sa_3x3_12, sa_3x3_21, sa_3x3_22,
7     input [7:0] sa_2x2_11, sa_2x2_12, sa_2x2_21, sa_2x2_22,
8
9     output [7:0] digit_select,
10    output [7:0] segment_output
11 );
12
13    wire slow_clk_2;
14    clock_divider #(12500) clk_div_2 (.clk_in(clk), .rst(rst), .clk_out(slow_clk_2)); //49999999 for FPGA
15
16    wire [7:0] result_data [0:7];
17    assign result_data[0] = sa_3x3_11;
18    assign result_data[1] = sa_3x3_12;
19    assign result_data[2] = sa_3x3_21;
20    assign result_data[3] = sa_3x3_22;
21    assign result_data[4] = sa_2x2_11;
22    assign result_data[5] = sa_2x2_12;
23    assign result_data[6] = sa_2x2_21;
24    assign result_data[7] = sa_2x2_22;
25
26    reg [2:0] idx;
27
28    always @(posedge slow_clk_2 or posedge rst) begin
29        if (rst)
30            idx <= 3'd0;
31        else
32            idx <= (idx == 3'd7) ? 3'd0 : idx + 1;
33    end
34
35    seven_segment segment_driver (
36        .clk(clk),
37        .rst(rst),
38        .value(result_data[idx]),
39        .digit_select(digit_select),
40        .segment_output(segment_output)
41    );
42
43 endmodule

```

The display module is responsible for sequentially presenting eight 8-bit output values—four from the 3×3 Systolic Array and four from the 2×2 Systolic Array—on a 7-segment display. Each value is shown for approximately one second, and to achieve this behavior, the module is composed of a clock divider, index control logic, and a submodule called seven_segment. The input clock (clk) is first divided into a slower clock (**slow_clk_2**) using the clock_divider. This slower clock determines the interval between output transitions. On the actual FPGA board, the DIV value is set to 49,999,999 to produce a 1-second interval; in simulation, a smaller DIV value is used for easier waveform observation.

Fig 24. Display module

The eight input values are stored in an internal array (result_data), and a 3-bit index register (idx) increments from 0 to 7 on every rising edge of slow_clk_2. This index selects one value at a time, which is then passed to the seven_segment module for display. The seven_segment module handles digit decomposition and multiplexed output.

7.4 7-Segment module

```

1 timescale 1ns/1ps
2
3 module seven_segment (
4     input wire clk,
5     input wire rst,
6     input [7:0] value,
7     output reg [7:0] digit_select,
8     output reg [7:0] segment_output
9 );
10
11    wire slow_clk_1;
12    reg [2:0] digit_arr [2:0]; //digit_arr[2] = hundreds, [1] = tens, [0] = ones
13    reg [3:0] current_digit;
14
15    clock_divider #(4) clk_div_1 (.clk_in(clk), .rst(rst), .clk_out(slow_clk_1)); //99999 for FPGA
16
17    always @(*) begin
18        digit_arr[2] = value > 100;
19        digit_arr[1] = (value > 100) / 10;
20        digit_arr[0] = value % 10;
21    end
22
23    always @(posedge slow_clk_1 or posedge rst) begin
24        if (rst)
25            digit_select <= 8'b0000_0100;
26        else begin
27            case (digit_select)
28                8'b0000_0100: digit_select <= 8'b0000_0010;
29                8'b0000_0010: digit_select <= 8'b0000_0001;
30                8'b0000_0001: digit_select <= 8'b0000_0100;
31                default: digit_select <= 8'b0000_0100;
32            endcase
33        end
34    end
35
36    always @(*) begin
37        if (rst)
38            current_digit = 4'd0;
39        else begin
40            case (digit_select)
41                8'b0000_0100: current_digit = digit_arr[2];
42                8'b0000_0010: current_digit = digit_arr[1];
43                8'b0000_0001: current_digit = digit_arr[0];
44                default: current_digit = 4'd0;
45            endcase
46        end
47    end
48
49    always @(*) begin
50        if (rst)
51            segment_output = 8'd0;
52        else begin
53            case (current_digit)
54                4'd0: segment_output = 8'b1111_1100;
55                4'd1: segment_output = 8'b0110_0000;
56                4'd2: segment_output = 8'b1101_1010;
57                4'd3: segment_output = 8'b1111_0010;
58                4'd4: segment_output = 8'b0110_0110;
59                4'd5: segment_output = 8'b1011_0110;
60                4'd6: segment_output = 8'b1011_1110;
61                4'd7: segment_output = 8'b1110_0100;
62                4'd8: segment_output = 8'b1111_1110;
63                4'd9: segment_output = 8'b1111_0110;
64                default: segment_output = 8'b0000_0000;
65            endcase
66        end
67    end
68
69 endmodule

```

Figure 25. 7-Segment Module

The seven_segment module converts an 8-bit input value into a 3-digit number and displays it smoothly on a 7-segment display. It consists of a clock divider, digit decomposition logic, and segment output logic. The input value is split into **hundreds, tens, and unit digits**, which are stored internally. These digits are displayed one at a time in rapid succession using a slower clock (**slow_clk_1**). The digit_select signal cycles through each digit, and the corresponding value is converted into a 7-segment pattern. Through this process, the display appears to show all three digits simultaneously due to the persistence of vision effect. On the actual FPGA board, the DIV value is set to 99999 to achieve a flicker-free display, while in simulation, it is reduced to 4 for easier waveform observation. This module plays a key role in presenting computational results in a clear and readable format.

7.5 Display Module Testbench

```

1  timescale 1ns / 1ps
2
3  module display_tb;
4
5      reg clk;
6      reg rst;
7      reg [7:0] in_3x3_11, in_3x3_12, in_3x3_21, in_3x3_22;
8      reg [7:0] in_2x2_11, in_2x2_12, in_2x2_21, in_2x2_22;
9
10     wire [7:0] digit_select;
11     wire [7:0] segment_output;
12
13     display uut (
14         .clk(clk),
15         .rst(rst),
16         .sa_3x3_11(in_3x3_11), .sa_3x3_12(in_3x3_12),
17         .sa_3x3_21(in_3x3_21), .sa_3x3_22(in_3x3_22),
18         .sa_2x2_11(in_2x2_11), .sa_2x2_12(in_2x2_12),
19         .sa_2x2_21(in_2x2_21), .sa_2x2_22(in_2x2_22),
20         .digit_select(digit_select),
21         .segment_output(segment_output)
22     );
23
24     initial begin
25         clk = 0;
26         forever #5 clk = ~clk;
27     end
28
29     initial begin
30         rst = 1;
31         in_3x3_11 = 8'd0;
32         in_3x3_12 = 8'd0;
33         in_3x3_21 = 8'd0;
34         in_3x3_22 = 8'd0;
35         in_2x2_11 = 8'd0;
36         in_2x2_12 = 8'd0;
37         in_2x2_21 = 8'd0;
38         in_2x2_22 = 8'd0;
39
40         #20 rst = 0;
41
42         #10;
43         in_3x3_11 = 8'd12;
44         in_3x3_12 = 8'd24;
45
46         in_3x3_21 = 8'd35;
47         in_3x3_22 = 8'd42;
48         in_2x2_11 = 8'd53;
49         in_2x2_12 = 8'd65;
50         in_2x2_21 = 8'd78;
51         in_2x2_22 = 8'd84;
52
53         #20000;
54
55         #10000;
56
57         in_3x3_11 = 8'd102;
58         in_3x3_12 = 8'd113;
59         in_3x3_21 = 8'd124;
60         in_3x3_22 = 8'd135;
61         in_2x2_11 = 8'd146;
62         in_2x2_12 = 8'd157;
63         in_2x2_21 = 8'd168;
64         in_2x2_22 = 8'd179;
65
66         #20000;
67
68         $stop;
69
70     end
71 endmodule

```

Figure 26. Testbench of Display Module

The display_tb testbench verifies whether the outputs from the 3×3 and 2×2 Systolic Arrays are correctly displayed through the Display Module. Eight 8-bit input values are provided, and the test confirms that they appear sequentially on the 7-segment display. At the start, all inputs are reset to zero, and a 10 ns clock is generated. Two sets of input values are applied at different times to observe output changes. The clock divider is set to DIV = 12500 to speed up output transitions and make waveform analysis easier.




Figure 27. Display Module Wave Simulation

The simulation results confirmed that both segment_output and digit_select signals functioned as expected. All eight input values were displayed in order, and digit_select rapidly cycled through each digit position, activating the corresponding 7-segment display. As a result, segment_output changed periodically, successfully

creating the visual effect of a 3-digit number being displayed **simultaneously**. By adjusting the clock cycles and parameter values, each output remained visible for a sufficient duration, and the final value was also correctly maintained. These results verify that the module operates as intended and can provide accurate visual output when implemented on an FPGA board.

7.6 XDC Code (Vivado)

```
set_property -dict {PACKAGE_PIN R4 IOSTANDARD LVCMOS33} [get_ports clk]
set_property -dict {PACKAGE_PIN J4 IOSTANDARD LVCMOS33} [get_ports rst]

set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get_ports {digit[7]}]
set_property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get_ports {digit[6]}]
set_property -dict {PACKAGE_PIN P15 IOSTANDARD LVCMOS33} [get_ports {digit[5]}]
set_property -dict {PACKAGE_PIN P16 IOSTANDARD LVCMOS33} [get_ports {digit[4]}]
set_property -dict {PACKAGE_PIN R16 IOSTANDARD LVCMOS33} [get_ports {digit[3]}]
set_property -dict {PACKAGE_PIN N17 IOSTANDARD LVCMOS33} [get_ports {digit[2]}]
set_property -dict {PACKAGE_PIN P17 IOSTANDARD LVCMOS33} [get_ports {digit[1]}]
set_property -dict {PACKAGE_PIN R17 IOSTANDARD LVCMOS33} [get_ports {digit[0]}]

set_property -dict {PACKAGE_PIN U17 IOSTANDARD LVCMOS33} [get_ports {segment_data[7]}]
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {segment_data[6]}]
set_property -dict {PACKAGE_PIN W17 IOSTANDARD LVCMOS33} [get_ports {segment_data[5]}]
set_property -dict {PACKAGE_PIN T18 IOSTANDARD LVCMOS33} [get_ports {segment_data[4]}]
set_property -dict {PACKAGE_PIN U18 IOSTANDARD LVCMOS33} [get_ports {segment_data[3]}]
set_property -dict {PACKAGE_PIN V18 IOSTANDARD LVCMOS33} [get_ports {segment_data[2]}]
set_property -dict {PACKAGE_PIN P19 IOSTANDARD LVCMOS33} [get_ports {segment_data[1]}]
set_property -dict {PACKAGE_PIN P19 IOSTANDARD LVCMOS33} [get_ports {segment_data[0]}]
```

Figure 28. XDC Pin Configuration

This XDC file maps the Top module's ports to the FPGA board's I/O pins in Vivado. clk and rst are connected to pins R4 and J4, handling the system clock and reset. digit[7:0] selects each digit of the 7-segment display via pins P14 to R17, while segment_data[7:0] controls the display segments through pins U17 to P19. This mapping ensures that the Top module's output is correctly displayed on the FPGA board.

8. Top Module

8.1. Top Module Theoretical Approach

The Top module orchestrates all subsystems: controller, memory, PE, systolic arrays, and display. It monitors **done signals** from each module to increment **MODE_NUM** and transitions through each computation stage.

8.2 Top Module Implementation Code

```
1  module Top(rst, clk, digit, segment_data);
2
3      //input
4      input rst, clk;
5
6      //output (display, segment wire)
7      output wire [7:0] digit;
8      output wire [7:0] segment_data;
9
10     // mode number and worked number
11     reg [2:0] MODE_NUM;
12     wire done_memory, done_single, done_3_3, done_2_2;
```

Fig 29. Define Top module

The Top module initializes 16 input data values and 9 filter data. These propagate through memory and computational modules before being displayed.


```

72 // Controller module
73 controller controller(.rst(rst), .clk(clk), .mode_num(MODE_NUM),
74 .enable_memory(enable_memory), .enable_singlePE(enable_singlePE),
75 .enable_SA3x3(enable_SA3x3), .enable_SA2x2(enable_SA2x2), .enable_display(enable_display));
76

// memory module
78 memory memory(
79 .clk(clk), .resetable_memory(
80 .in_1(Input_1), .in_2(Input_2), .in_3(Input_3), .in_4(Input_4),
81 .in_5(Input_5), .in_6(Input_6), .in_7(Input_7), .in_8(Input_8),
82 .in_9(Input_9), .in_10(Input_10), .in_11(Input_11), .in_12(Input_12),
83 .in_13(Input_13), .in_14(Input_14), .in_15(Input_15), .in_16(Input_16),
84 .f_1(Filter_1), .f_2(Filter_2), .f_3(Filter_3),
85 .f_4(Filter_4), .f_5(Filter_5), .f_6(Filter_6),
86 .f_7(Filter_7), .f_8(Filter_8), .f_9(Filter_9),
87 .out_in_1(Input_Out_1), .out_in_2(Input_Out_2), .out_in_3(Input_Out_3), .out_in_4(Input_Out_4),
88 .out_in_5(Input_Out_5), .out_in_6(Input_Out_6), .out_in_7(Input_Out_7), .out_in_8(Input_Out_8),
89 .out_in_9(Input_Out_9), .out_in_10(Input_Out_10), .out_in_11(Input_Out_11), .out_in_12(Input_Out_12),
90 .out_in_13(Input_Out_13), .out_in_14(Input_Out_14), .out_in_15(Input_Out_15), .out_in_16(Input_Out_16),
91 .out_f_1(Filter_Out_1), .out_f_2(Filter_Out_2), .out_f_3(Filter_Out_3),
92 .out_f_4(Filter_Out_4), .out_f_5(Filter_Out_5), .out_f_6(Filter_Out_6),
93 .out_f_7(Filter_Out_7), .out_f_8(Filter_Out_8), .out_f_9(Filter_Out_9), .done_memory(done_memory));

// display module
133 display display(.clk(clk), .rst(enable_display),
134 .sa_3x3_11(C11_3_3), .sa_3x3_12(C12_3_3), .sa_3x3_21(C21_3_3), .sa_3x3_22(C22_3_3),
135 .sa_2x2_11(C11_2_2), .sa_2x2_12(C12_2_2), .sa_2x2_21(C21_2_2), .sa_2x2_22(C22_2_2),
136 .digit_select(digit), .segment_output(segment_data));

```

Fig 30. Connections with all the Subsystems : (a) Controller Module (b) Memory Module (c) Computational Module (d) Display Module

```

140 // control module
141 begin
142     MODE_NUM = 3'b000;
143 end
144
145 //control all module
146 always @ (posedge clk) begin
147     case (MODE_NUM)
148     0: if (done_memory == 1'b1) MODE_NUM <= MODE_NUM + 1;
149     1: if (done_single == 1'b1) MODE_NUM <= MODE_NUM + 1;
150     2: if (done_3_3 == 1'b1) MODE_NUM <= MODE_NUM + 1;
151     3: if (done_2_2 == 1'b1) MODE_NUM <= MODE_NUM + 1;
152     4: MODE_NUM <= 3'b100; // ? Stay in display mode forever
153     default: MODE_NUM <= 3'b100;
154     endcase
155 end
156 endmodule

```

Fig 31. Top Module: Mode Number Update Mechanism

8.3 Top module testbench and simulation

```

18 // Top module testbench
19 initial begin
20     clk = 0;
21     forever #10 clk = ~clk;
22 end
23
24 // Apply reset and let simulation run
25 initial begin
26     rst = 1; // Hold reset
27     #20 rst = 0; // Release reset at 20ns
28
29     // Simulate enough time for all states to execute
30     #100000 $stop;
31 end

```

Fig 32. Top Module Testbench

However, digit and segment_data alone do not provide insight into the system's internal operation. They do not convey critical information such as the state transition flow or the computation results from the Single PE, 3x3 Systolic Array, and 2x2 Systolic Array modules. To address this, additional monitoring logic was implemented to print key variables to the **console and waveform** during simulation. Specifically, the enable signals for each module and the computed results (C11, C12, C21, C22) were displayed.

Each module is enabled via **enable_xx** signals, and transitions are coordinated using **done_xx** flags. Once all computations are complete, the display state (S5) remains active to showcase the results.

The Top module has a straightforward structure, with rst and clk as inputs and digit and segment_data as outputs. Accordingly, its testbench was designed with a simple configuration: the clock was set to a 20ns period, and rst was deasserted after 20ns.




Fig 33. Top Module Simulation (a) Testbench Code to display results in console (b) Results displayed in Console (c) Results displayed in Waveform

This approach made it possible to verify that all modules were properly connected and activated in sequence, confirming the Top module's role in coordinating the overall system operation. The **console output Fig. 33-b** clearly shows how state transitions (MOD_NUM changes) control module enable signals (enable_memory, enable_singlePE, etc.) and how each computation result appears as expected. In addition, **the waveform view Fig. 33-c** provides a timeline of these events, showing precise timings of done_memory, enable_singlePE, and the sequential appearance of computation results. For example, after **done_memory** transitions from **0 (incomplete)** to **1 (complete)**, **enable_singlePE** changes from **1 (off)** to **0 (on)** shortly thereafter, activating state S2. Following this transition, the **computation results (C11_single through C22_single)** are **sequentially produced and visualized**.

This approach allowed verification that all modules were properly connected and executed sequentially, confirming the Top module's role as the orchestrator of the overall system.

III. Result

1. Pre-Demonstration FPGA Test Results

Prior to the official demonstration, the system was tested on the FPGA board to ensure proper functionality under actual operating conditions. Input matrices and filter kernels were manually applied, and the results of the 2D convolution operation were observed to verify that the module performed as intended.

Test Case 1

0	6	8	7
5	7	5	5
4	3	4	6
0	6	0	7


Input matrix

1	5	1
0	1	5
4	4	9

Filter matrix

111	183
146	135

Output matrix



Result Test Case 2

Fig 34. Test Case 1

Test Case 2

1	4	7	5
0	8	6	3
5	10	4	2
3	6	9	7


Input matrix

3	0	2
1	1	0
2	2	1

Filter matrix

59	63
75	65

Output matrix



Result

Fig 35. Test Case 2

2. Demonstration Result

2	10	9	6
0	3	2	1
1	8	10	9
2	10	6	1


Input matrix

1	4	0
2	2	3
2	1	1

Filter matrix

82	95
92	94

Output matrix



Result

Fig 36. Demonstration Result

The demonstration confirmed that the system functioned correctly on the FPGA board. All convolution results were accurately computed, and the output values — **82, 95, 92, and 94** — were displayed sequentially on the 7-segment display at 1-second intervals. Throughout the process, no functional errors occurred, and both the processing logic and display module operated as intended.

3. Performance Comparison (Speedup of 3x3 / 2x2 systolic array over a single PE)




Fig 37. Output of the Top Module : (A)Single PE (B) 3x3 systolic array (C) 2x2 systolic array

The images above show the execution speeds of each module when run from the top module. The measurement is based on the moment when the reset signal input goes low, marking the start of computation, and ends when the final accumulated output value is produced.

module	Execution Time(ns)	Speed up(vs single PE)
Single PE	960ns	1
systolic array 3x3	260ns	3.69
Systolic array 2x2	300ns	3.20




Fig 38. Execution Time of Each Computational Modules and Speed up comparing to Single PE (a) Table (b) Graph

The execution times were measured as **960 ns for the Single PE**, **300 ns for the 2×2 array**, and **260 ns for the 3×3 array**. These results demonstrate that utilizing more PEs enables faster computation. This is because, in parallel processing, performing more operations simultaneously leads to quicker completion. Through these results, it can be confirmed that the systolic array is a viable structure for use as a hardware accelerator, and that the systolic array was successfully implemented in this project.

4. Contribution

This project involved the implementation of a 2D convolution calculator, with each team member responsible for designing and testing specific modules. Each member independently handled code development, testbench creation, and report writing for their assigned part. Based on this collaboration, the system was successfully integrated and demonstrated.

김태형	Memory, Single Pe, FPGA 실행, 보고서 작성
변서영	Display, Pe 모듈, FPGA 실행, 보고서 작성
김민준	3X3 Systolic Array, 2X2 Systolic Array, 보고서 작성
전민혁	Controller, Top 모듈, PE 모듈, 보고서 작성