


Will My Program Break on This Faulty Processor?

Multi-core Memory Models

What do we expect?

Naive approach:
Strong sequentiality




$$r1 == 1 \Rightarrow r2 == 2$$

- Program order is always intact
- Reordering **not possible**
- Not **optimal**, but **simple**


Speed-optimized approach:
Weak memory

$$r1 == 1 \Rightarrow r2 == 2$$

- Same address accesses **sequential**
- Reordering **distinct variable accesses**
- **Complex**, but **optimal**




Middle ground:
Total store order



$$r1 == 1 \not\Rightarrow r2 == 2$$


- Stores also **sequential**
- Reordering **loads before stores**
- Tradeoff: **complexity vs. effectiveness**



Memory Consistency Problems

What can we find?


The frightening reality:
Fault latent for **3 years**



arm

Observable,
but **forbidden!**

$$(r1, r2) = (1, 0)$$



Cortex-A9 MPCore

Programmer Advice Notice

Read-after-Read Hazards


ARM Reference 761319

Copyright © 2011 ARM. All rights reserved.

- First released on **31 March 2008**
- Fault acknowledged in **2011**

Oversimplified Architecture:
RISC-V Case Study*

"a RISC-V-compliant
microarchitecture allows 144
outcomes **forbidden** by C11"



- Lack of Cumulative Lightweight Fences
- Lack of Cumulative Heavyweight Fences
- Reordering Loads to the Same Address

"our recommended
solution to this problem
is to **modify the ISA**"


*: C. Trippel et al: TriCheck: Memory Model Verification at the Trisection of Software, Hardware, and ISA, ASPLOS 2017

Bridging the Gap between Hardware Design and Formal Verification

Hardware Design
Ordering along the Pipeline


Detailed view

- **Happens-before** edges
- Intra-core **dependencies**
- Inter-core **synchronization**




System view

Programmer's view




Most model checkers

- **Sequential** ordering →
incomplete state space discovery




False negatives

**Goal: Formal Analysis of Hardware Fault
Activations in Concurrent Embedded Software**



Novel model checkers

- **Hardcoded weak ordering** →
implies flawless processor



Source: M. Kokologiannakis et al: Effective stateless model checking for C/C++ concurrency. POPL 2017

Formal Verification

Implied Memory Ordering