


Comparator, ROM, PLA


Texas Tech University

Dr. Tooraj Nikoubin







0 +	1 +	0 +	1 +
0	0	1	1
0 0	0 1	0 1	1 0
C S	C S	C S	C S





















0 +	1 +	0 +
0	0	1
0	0	0
0 0	0 1	0 1
C S	C S	C S






0 +	1 +	0 +	0 +
0	0	1	0
0	0	0	1
0 0	0 1	0 1	0 1
C S	C S	C S	C S



Add operation for three bits




1 +	0 +	1 +	1 +
1	1	0	1
0	1	1	1
1 0	1 0	1 0	1 1
C S	C S	C S	C S



SUB operation for two bits




0 -	1 -	1 0 -	1 -
0	0	1	1
0 0	0 1	1 1	0 0
B D	B D	B D	B D







0 -	1 -	1 0 -	1 -
0	0	0	0
0	0	1	1
0 0	0 1	1 1	0 0
B D	B D	B D	B D






































1	0 -	1 1 -
	1	1
	1	1
1	0	1 1
В		B D













b	a	c	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0







b	a	c	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



















Full Adder



Ci	b	a	C0	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1





Full Adder




	_			
Ci	b	a	C0	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




$$S = \sum_{m (1,2,4,7)} m (1,2,4,7)$$

$$Co = \sum_{m (3,5,6,7)} m (3,5,6,7)$$




Full Adder







$$S = a \oplus b \oplus C_i$$

Carry




$$Co = ab + aC_i + bC_i$$






4 Bit Binary Adder









4 Bit Binary Adder









4 Bit Binary Adder









Half Subtractor



Differential




b	a	В	D
0	0	0	0
0	1	0	1
1	0	1	1
1	1	0	0



Half Subtractor








b	a	В	D
0	0	0	0
0	1	0	1
1	0	1	1
1	1	0	0

$$D = a \oplus b$$

$$B = ab$$




Full Subtractor



B _i	b	a	$\mathbf{B_0}$	D
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	1	0
1	1	1	1	1







Full Subtractor



$\mathbf{B_{i}}$	b	a	$\mathbf{B_0}$	D
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	1	0
1	1	1	1	1









Full Subtractor




$$D = a \oplus b \oplus B_i$$


$$B_o = \overline{ab} + \overline{aB}_i + bB_i$$
 B_i b a
















$$a = 1 \ 1 \ 1 \ 0$$
 $b = 1 \ 0 \ 1 \ 1$









$$a = 1 \ 1 \ 1 \ 0$$
 $b = 1 \ 0 \ 1 \ 1$









$$a = 1 \ 1 \ 1 \ 0$$
 $b = 1 \ 0 \ 1 \ 1$









$$a = 1 \ 1 \ 1 \ 0$$
 $b = 1 \ 0 \ 1 \ 1$









$$a = 1 \ 1 \ 1 \ 0$$
 $b = 1 \ 0 \ 1 \ 1$









$$a = 1 \ 1 \ 1 \ 0$$
 $b = 1 \ 0 \ 1 \ 1$






Example for 4 Bit Adder







$$A - B = A + \overline{B} + 1$$



4 Bit Adder Comparator









4 Bit Adder Comparator









8 Bit Adder Comparator








Add/Sub Module Design






Three State Buffer





$$A \longrightarrow C \equiv A \longrightarrow C$$



Three State Buffer








Three State Buffer






The bus symbol $A \longrightarrow A$


control input:


$$A \xrightarrow{2} B$$





Using bus notation, draw an equivalent circuit for:



























































n Input	m Output		
Variables	Variables		
00 · · · 00	100 · · · 110		
00 · · · 01	010 · · · 111		
00 · · · 10	101 · · · 101		
00 · · · 11	110 · · · 010		
:	:		
11 · · · 00	001 011		
11 · · · 01	110 · · · 110		
11 · · · 10	011 · · · 000		
11 · · · 11	111 · · · 101		

Typical Data Array Stored in ROM (2ⁿ words of m bits each)















Input W X Y Z	Hex Digit				de A ₃			x Digi <i>A</i> ₀	it
0 0 0 0	0	0	1	1	0	0	0	0	
0 0 0 1	1	0	1	1	0	0	0	1	
0 0 1 0	2	0	1	1	0	0	1	0	
0 0 1 1	3	0	1	1	0	0	1	1	
0 1 0 0	4	0	1	1	0	1	0	0	
0 1 0 1	5	0	1	1	0	1	0	1	
0 1 1 0	6	0	1	1	0	1	1	0	
0 1 1 1	7	0	1	1	0	1	1	1	
1 0 0 0	8	0	1	1	1	0	0	0	
1 0 0 1	9	0	1	1	1	0	0	1	
1 0 1 0	Α	1	0	0	0	0	0	1	
1 0 1 1	В	1	0	0	0	0	1	0	
1 1 0 0	C	1	0	0	0	0	1	1	
1 1 0 1	D	1	0	0	0	1	0	0	
1 1 1 0	E	1	0	0	0	1	0	1	
1 1 1 1	F	1	0	0	0	1	1	0	



















Product Term	Inputs A B C	Outputs $F_0 F_1 F_2 F_3$	
A'B' AC' B	0 0 - 1 - 0 - 1 -		$F_0 = A'B' + AC'$ $F_1 = AC' + B$ $F_2 = A'B' + BC'$
BC' AC	- 1 0 1 - 1		$F_3 = B + AC$

















abcd	$f_1 f_2 f_3$			
0 1 – 1	1 1 0			
1 1 – 1	1 0 1			
100-	1 0 1			
- 0 1 -	100			
1-	0 1 0			
– 11–	0 0 1			
(a) PLA table				




















THANK YOU