

Name ONLY: _____

CS3375: Computer Architecture

Spring 2020

2nd Midterm Exam Solution

(12 problems & 15 total pts)

Apr 6th (Monday), 2020

**Show ALL your work,
Open books and notes, and
NO calculator**


[0.5 pts]

- $CPI = 1$

[0.5 pts]

- $CPI = 1$

[1 pt]



[1 pt]

- There are 32 registers, $2^5 = 32$. Thus, 5 bits are needed to distinguish between 32 registers.

[l pt]

- There are 32 registers, $2^5 = 32$. Thus, 5 bits are needed to distinguish between 32 registers.

[1 pt]


- 2

7. Answer the following questions. For your reference, the IEEE 754 uses the following format and the bias for this single precision is 127.

$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

What decimal number is represented by the following single precision float form? Show ALL your work.

[2 pts]



Sign = 0


Exponent = 131

$$\text{Fraction} = 1 \times 2^{-1} + 1 \times 2^{-2} = 0.5 + 0.25 = 0.75$$


$$\begin{aligned} & (-1)^s \times (1 + \text{Fraction}) \times 2^{(\text{exponent} - \text{bias})} \\ &= (-1)^0 \times (1. + 0.75) \times 2^{(131 - 127)} \\ &= 1.75 \times 2^4 = 28.0 \end{aligned}$$

8. [True/False]: In the following datapath, it needs three 2x1 multiplexors to avoid any conflict.

[1 pt]




- True



9. Based on the figure below, which of the following is correct for a load instruction? [a]

[1 pt]



- MemtoReg should be set to cause the data from memory to be sent to the register file.
- MemtoReg should be set to cause the correct register destination to be sent to the register file
- We do not care about the setting of MemtoReg for loads

10. Assume that individual stages of the datapath have the following latencies:

[2 pts]

IF	ID	EX	MEM	WB
250ps	350ps	150ps	300ps	200ps

a. What is the clock cycle time in a single-cycle processor?

- 1250 ps (= 250 ps + 350 ps + 150 ps + 300 ps + 200 ps)



b. What is the total latency of an LW instruction in a single-cycle processor?

- 1250ps (= 250 ps + 350 ps + 150 ps + 300 ps + 200 ps)

11. Based on the following instruction, what are the values (in decimal) marked as “?” in the single cycle datapath? Suppose \$29 initially contains the number 129. If a value cannot be determined, mark it as “x” (don’t care).

addi \$29, \$29, 16

[2 pts]



- (1) 2064, (2) 145, and (3) x

```
beq $t1, $t2, offset
```

The detailed schematic illustrates the internal components of the MIPS processor:

- Instruction Memory:** Receives the PC value as a Read Address and outputs Instr[31-0].
- Register File:** Contains four registers (Read Addr 1, Read Addr 2, Write Addr, Write Data). It receives Instr[25-21] for Read Addr 1, Instr[20-16] for Read Addr 2, Instr[15] for Write Addr, and Instr[-11] for Write Data.
- ALU:** Performs operations based on ALUSrc and ALUOp. It takes two inputs from the Register File (Read Data 1 and Read Data 2) and produces a result, zero flag, and overflow flag (ovf).
- Data Memory:** Receives MemWrite and MemtoReg signals. It takes an Address and outputs Read Data or Write Data based on the MemRead signal.
- Control Unit:** Coordinates the execution by sending Branch, RegDst, RegWrite, ALUSrc, and ALUOp signals to various components.
- Sign Extend:** Takes Instr[15-0] and extends it to 32 bits.
- PCSrc:** A multiplexer that selects between the current PC and the ALU result to update the PC.
- Multiplexers:** Used throughout the circuit to select between different data paths, such as the ALUSrc multiplexer selecting between Register File outputs and the PCSrc multiplexer selecting between the current PC and the ALU result.

6