




Modern Digital System Design

ECE 2372 / Fall 2018 / Lecture 08

Texas Tech University
Dr. Tooraj Nikoubin

Multiplexer, Decoder
Logic Implementation Using MUX & Decoder




Outline



Study of Components

- Multiplexor, Decoder
- Logic Implementation Using MUX & Decoder




Multiple-Output Circuits




- Many circuits have more than one output
- Can give each a separate circuit, or can share gates
- Ex: $F = ab + c'$, $G = ab + bc$


- Ex: $F = \underline{ab} + c'$, $G = \underline{ab} + bc$



Option 1: Separate circuits




Option 2: Shared gates




Decoder





- Decoder : knows what to do with this: Decode
- N input: 2^N output
- Memory Addressing
 - Address to a particular location
- **Decoder**: Popular combinational logic building block, in addition to logic gates
 - Converts input binary number to one high output
- 2-input decoder: four possible input binary numbers
 - So has four outputs, one for each possible input binary number






Decoder in Memory structures








Decoders and Multiplexers (Muxes)

- Internal design
 - AND gate for each output to detect input combination
- Decoder with enable e
 - Outputs all 0 if $e=0$, Regular behavior if $e=1$
- n -input decoder: 2^n outputs







Decoder




A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



4-to-16 Decoder using two 3-to-8 Decoders







Boolean Function Implementation using Decoders




- Using a n -to- 2^n decoder and OR gates any functions of n variables can be implemented.
- Example:
 $S(x,y,z) = \Sigma(1,2,4,7)$, $C(x,y,z) = \Sigma(3,5,6,7)$
- Functions S and C can be implemented using a 3-to-8 decoder and two 4-input OR gates





Implementation of S and C






(Active Low Outputs)Decoder






Configurable Function using Decoder & Memory





Any Function can be implemented

Function depend on Memory
Elements, Direct correspondence to
Truth Table



Multiplexor (Mux)

- Mux: Another popular combinational building block
 - Routes one of its N data inputs to its one output, based on binary value of select inputs
- **4** input mux → needs **2** select inputs to indicate which input to route through
- **8** input mux → **3** select inputs
- **N** inputs → $\log_2(N)$ selects
 - Like a rail yard switch




$$Mux \ 2 \times 1$$

$$Mux \ 4 \times 1$$


$$Mux \ 8 \times 1$$

$$Mux \ 2^k \times 1$$


$$k = 1, 2, 3, \dots$$




Mux Internal Design





2x1 mux






Mux Internal Design







Muxes Commonly Together -- N-bit Mux




- Ex: Two 4-bit inputs, A ($a_3 a_2 a_1 a_0$), and B ($b_3 b_2 b_1 b_0$)
 - 4-bit 2x1 mux (just four 2x1 muxes sharing a select line) can select between A or B






Implementing logic Function using MUX








Implementing logic Function using MUX








Implementing logic Function using MUX








Implementing logic Function using MUX








Implementing logic Function using MUX








Implementing logic Function using MUX








Implementing logic Function using MUX








Implementing logic Function using MUX








Implementing logic Function using MUX








Implementing logic Function using MUX








Implementing logic Function using MUX







Implementing logic Function using MUX







(De Multiplexer) DEMUX




S	y ₀	y ₁
0	I	0
1	0	I




(De Multiplexer) DEMUX








(De Multiplexer) DEMUX




S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	I
0	1	0	0	I	0
1	0	0	I	0	0
1	1	I	0	0	0



(De Multiplexer) DEMUX




S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	I
0	1	0	0	I	0
1	0	0	I	0	0
1	1	I	0	0	0



Multiplexer



Multiplexer (MUX)



$$Mux \ 2 \times 1$$


$$Mux \ 4 \times 1$$

$$Mux \ 8 \times 1$$

·
·
·


$$Mux \ 2^k \times 1$$


$$k = 1, 2, 3,$$




Multiplexer

Four Input Multiplexer







Multiplexer




S	Y
0	I_0
1	I_1


Two-Input Multiplexer



$$Y = \bar{S}I_0 + SI_1$$




(De Multiplexer) DEMUX




S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3


$$F = S_0' S_1' . I_0 + S_0 S_1' . I_1 + S_0' S_1 . I_2 + S_0 S_1 . I_3$$




Four Input Multiplexer




$$F = S_0' S_1' . I_0 + S_0 S_1' . I_1 + S_0' S_1 . I_2 + S_0 S_1 . I_3$$





Four Input Multiplexer







Four Input Multiplexer







Four Input Multiplexer






Four Input Multiplexer





(De Multiplexer) DEMUX



$D M u x 1 \times 2$

$D M u x 1 \times 4$

$D M u x 1 \times 8$


.

.


.

$D M u x 1 \times 2^k$

$k = 1, 2, 3,$




(De Multiplexer) DEMUX




S	Y ₀	Y ₁
0	0	I
1	I	0

$$Y_0 = S'I$$

$$Y_1 = SI$$



(De Multiplexer) DEMUX




S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$Y_0 = S_0' S_1' . I$$


$$Y_1 = S_0 S_1' . I$$


$$Y_2 = S_0' S_1 . I$$

$$Y_3 = S_0 S_1 . I$$





(De Multiplexer) DEMUX







(De Multiplexer) DEMUX







(De Multiplexer) DEMUX







(De Multiplexer) DEMUX





(De Multiplexer) DEMUX







2 to 4 Decoder




The 2-to-4 Line Decoder/Demultiplexer





Decoder



$Dec\ 1 \times 2$

$Dec\ 2 \times 4$


$Dec\ 3 \times 8$

.

.

.


$Dec\ n \times 2^n \quad n = 1, 2, 3, \dots$




1-Input 2-Output Decoder




Dec 1*2



A	Y ₀	Y ₁
0	1	0
1	0	1



Decoder




B	A	Y ₀	Y ₁	Y ₂	Y ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
0	0	0	0	0	1

$$Y_0 = A' B'$$


$$Y_1 = A B'$$


$$Y_2 = A' B$$

$$Y_3 = A B$$





The 2 to 4 Line Decoder







The 2 to 4 Line Decoder







The 2 to 4 Line Decoder







The 2 to 4 Line Decoder







The 2 to 4 Line Decoder






(De Multiplexer) DEMUX







(De Multiplexer) DEMUX



A	Y_0	Y_1
0	1	0
1	0	1




(De Multiplexer) DEMUX




$$Y_1 = A$$

$$Y_0 = \overline{A}$$

A	Y ₀	Y ₁
0	1	0
1	0	1



The 2 to 4 Line Decoder




$$Y_1 = \bar{A}\bar{B}$$


$$Y_0 = A\bar{B}$$

$$Y_2 = \bar{A}B$$



$$Y_3 = AB$$


B	A	Y ₀	Y ₁	Y ₂	Y ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1







The 2 to 4 Line Decoder






The 3 to 8 Line Decoder







The 3 to 8 Line Decoder




C	B	A	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1




The 3 to 8 Line Decoder




C	
0	1
1	2





8-to-1 MUX using 2-to-1 MUX







8-to-1 MUX using 2-to-1 MUX






8-to-1 MUX using 2-to-1 MUX






8-to-1 MUX using 2-to-1 MUX





$$\left. \begin{array}{c} \overline{B} \\ B \end{array} \right\} \overline{A}$$

$$\left. \begin{array}{c} \overline{B} \\ B \end{array} \right\} A$$



4-to-16 Decoder using 2-to-4 Decoders





MUX and DEC Design

E#1: 4-to-1 Multiplexer using 2-to-1 Multiplexers

E#2: 8-to-1 Multiplexer using 2-to-1 Multiplexers

E#3: 16-to-1 Multiplexer using 2-to-1 Multiplexers


E#4: 64-to-1 Multiplexer using 2-to-1 Multiplexers

E#5: 16-to-1 Multiplexer using 4-to-1 Multiplexers


E#6: 32-to-1 Multiplexer using 4-to-1 Multiplexers


E#6: 3-to-8 Decoder using 2-to-4 Decoders with Enable

E#7: 4-to-16 Decoder using 2-to-4 Decoders with Enable





MUX design







Implementing logic Function using MUX






Implementing logic Function using MUX






Implementing logic Function using MUX

$$Y = \sum m(0, 1, 4, 5, 8, 9, 12, 13, 15) + d(3, 10, 11)$$






Boolean Function Implementation using Multiplexers




$$Y = \sum m(0, 1, 4, 5, 8, 9, 12, 13, 15) + d(3, 10, 11)$$



D	0	1	0	1	0	1	0	1
C	0	0	1	1	0	0	1	1
B	0	0	0	0	1	1	1	1


	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
A'								
A								




Boolean Function Implementation using Multiplexers



$$Y = \sum m(0, 1, 4, 5, 8, 9, 12, 13, 15) + d(3, 10, 11)$$




B	0	1	0	1	0	1	0	1
D	0	0	1	1	0	0	1	1
A	0	0	0	0	1	1	1	1
	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
C'	0	4	1	5	8	12	9	13
C	2	6	3	7	10	14	11	15



Boolean Function Implementation using Multiplexers



$$Y = \sum m(0, 1, 4, 5, 8, 9, 12, 13, 15) + d(3, 10, 11)$$




B	0	1	0	1	0	1	0	1
D	0	0	1	1	0	0	1	1
A	0	0	0	0	1	1	1	1
	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
C'	0	4	1	5	8	12	9	13
C	2	6	3	7	10	14	11	15

Boolean Function Implementation using Multiplexers



$$Y = \sum m(0, 1, 4, 5, 8, 9, 12, 13, 15) + d(3, 10, 11)$$




B	0	1	0	1	0	1	0	1
D	0	0	1	1	0	0	1	1
A	0	0	0	0	1	1	1	1
	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
C'	0	4	1	5	8	12	9	13
C	2	6	3	7	10	14	11	15


Boolean Function Implementation using Multiplexers



$$Y = \sum m(0, 1, 4, 5, 8, 9, 12, 13, 15) + d(3, 10, 11)$$




B	0	1	0	1	0	1	0	1
D	0	0	1	1	0	0	1	1
A	0	0	0	0	1	1	1	1
	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
C'	0	4	1	5	8	12	9	13
C	2	6	3	7	10	14	11	15
	C'	C'	1	C'	1	C'	1	1




Boolean Function Implementation using Multiplexers




$$Y = \sum m(0, 1, 4, 5, 8, 9, 12, 13, 15) + d(3, 10, 11)$$



B	0	1	0	1	0	1	0	1
D	0	0	1	1	0	0	1	1
A	0	0	0	0	1	1	1	1
	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
C'	0	4	1	5	8	12	9	13
C	2	6	3	7	10	14	11	15
	C'	C'	1	C'	1	C'	1	1



Boolean Function Implementation using Multiplexers



	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
A'	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15



Thank You