
CPU/FPGA
GPIO
LS
LS
status
cfg<0>
cfg<1>
WX
YZ
VOUT
VOUT
VFB
VSS
J1A J1B
J2A J2B
0
TP1 TP7
TP2 TP8
TP3 TP9
TP4 TP10
TP5 TP11
TP6 TP12
C1
C2
C3
C4
C5
C6
VDD
VSS
PCB
1
2
3
4
5
6
7
8
9
10
11