
2026/10/20

Cryo-CMOS power management and silicon bring-up considerations



Llorenç Fanals-i-Batllori[1,†]

[1]SLAC National Accelerator Laboratory

[†]fanals@slac.stanford.edu

Introduction

- Llorenç Fanals-i-Batllori.
- BSc EE Universitat the Girona, Spain (9.52/10), MSc EE UPC Barcelona, Spain (9.69/10).
- Mixed-signal Design Verification Engineer at Apple, UK.
- Mixed-signal ASIC Design Engineer at SLAC/Stanford.



Table of contents

1. Cryo-CMOS power management

Cryo-CMOS power management sub

1

Cryo-CMOS power management

Cryo-CMOS power management

1

Cryo-CMOS power management

References I