

Features

- XuanTie C906 RISC-V CPU
- HiFi4 DSP
- Memories
 - DDR2/DDR3 SDRAM
 - SD3.0/SDIO3.0/eMMC5.0
- Video Engine
 - H.265/H.264/MPEG-1/2/4/JPEG/VC1/Xvid/Sorenson Spark decoding, up to 4K
 - JPEG/MJPEG encoding, up to 1080p@60fps
- Video and Graphics
 - Allwinner SmartColor2.0 post processing for an excellent display experience
 - Supports de-interlacer (DI) up to 1080p@60fps
 - Supports Graphic 2D (G2D) hardware accelerator including rotate, mixer, LBC decompression functions
- Video Output
 - RGB interface up to 1920 x 1080@60fps
 - Dual link LVDS interface up to 1920 x 1080@60fps
 - 4-lane MIPI DSI up to 1920 x 1200@60fps
 - HDMI TX interface up to 4K@30fps
 - CVBS OUT interface, supporting NTSC and PAL format
- Video Input
 - 8-bit parallel CSI interface
 - CVBS IN interface, supporting NTSC and PAL format
- Analog Audio Codec
 - 2 DACs and 3 ADCs
 - Analog audio interfaces: LINEOUTLP/N, LINEOUTRP/N, HPOUTL/R, MICIN1P/1N, MICIN2P/2N, MICIN3P/3N, LINEINL/R, FMINL/R
- Three I2S/PCM external interfaces (I2S0, I2S1, I2S2)
- Maximum 8 digital PDM microphones (DMIC)
- OWA TX and OWA RX, compliance with S/PDIF interface
- Security System
 - AES, DES, 3DES, RSA, MD5, SHA, HMAC
 - Integrated 2 Kbits OTP storage space
- External Peripherals
 - USB 2.0 DRD (USB0) and USB 2.0 HOST (USB1)
 - 10/100/1000 Mbps Ethernet port with RGMII and RMII interfaces
 - Up to 6 UART controllers (UARTO, UART1, UART2, UART3, UART4, UART5)
 - Up to 2 SPI controllers (SPIO, SPI1)
 - Up to 4 TWI controllers (TWI0, TWI1, TWI2, TWI3)
 - CIR RX and CIR TX
 - 8 independent PWM channels (PWM0 to PWM7)
 - 2-ch GPADC
 - 4-ch TPADC
 - 1-ch LRADC
 - LEDC
- Package
 - LFBGA 337 balls, 13 mm x 13 mm



Revision History



Revision	Date	Author	Description
1.0	January 18, 2022	KPA0570	Initial release version.





Contents

The RISC	-V Multi-N	Media Deco	ding Platfo	rm SoC									į
Revision	History	Media Decoc	, #9c,	1490.	1490,	14gC,	1490.	ligo,	1490,	1490.	14gc.	149C.	i
Contentsii													
Figures													vi
Tables													viii
About T	his Docum	entation											1
1 Ove	erview												3
2 Fea	tures												4
2.1	CPU Arch	nitecture											4
2.2	DSP Arch	nitecture											4
2.3	Memory	Subsystem)	4
ic Hace	2.3.1	Boot ROM	(BROM)	1496.	14900	14900	14gcv		#gco.	160	1460	4960	4
	2.3.2	SDRAM									<u> </u>		4
	2.3.3	SMHC					100 10		100				
		gine						1000					
2.5	Video an	d Graphics	Acres Div	- 1	100	1	1						
	2.5.1	Display Eng			7,410								
	2.5.2	De-interlac		. 93									
	2.5.3	Graphic 2D		Service Control									
2.6	Video Ou	utput			/								
	2.6.1	RGB and LV											
	2.6.2	MIPI DSI											
ic Hycu	2.6.3	HDMI	-	`	`			,	,	`	`	`	
	2.6.4	CVBS OUT.											
2.7		put											
	2.7.1	Parallel CSI											
	2.7.2	CVBS IN											
2.8	•	eripherals											
	2.8.1	Timer											
	2.8.2	High Speed	•	•									
	2.8.3	Platform-Le			•	•							
	2.8.4	DMAC											9



		2.8.5	Clock Controller Unit (CCU)	10
		2.8.6	Thermal Sensor Controller (THS)	10
900	HOCK	2.8.7	LDO Power 185 185 185 185 185 185 185 185 185	10
		2.8.8	RTC	10
		2.8.9	I/O Memory Management Unit (IOMMU)	11
		2.8.10	Message Box (MSGBOX)	11
		2.8.11	Spinlock	11
		2.8.12	Reset	11
	2.9	Audio Su	ıbsystem	11
		2.9.1	Audio Codec	11
		2.9.2	I2S/PCM	12
		2.9.3	DMIC	
		2.9.4	One Wire Audio (OWA)	
901	×2.1	.0 Security	System with the ten ten ten ten ten ten ten ten ten te	12
		2.10.1	Crypto Engine (CE)	
		2.10.2	Security ID (SID)	
	2.1	.1 External	Peripherals	14
		2.11.1	USB DRD	
		2.11.2	USB HOST	
		2.11.3	EMAC	15
		2.11.4	UART	16
		2.11.5	SPI and SPI_DBI	17
		2.11.6	Two Wire Interface (TWI)	17
^	0	2.11.7	CIR Receiver (CIR_RX)	18
gCI.	HOCI	2.11.8	CIR Transmitter (CIR_TX)\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	18
		2.11.9	PWM	18
		2.11.10	General Purpose ADC (GPADC)	19
		2.11.11	Touch Panel ADC (TPADC)	19
		2.11.12	Low Rate ADC (LRADC)	19
		2.11.13	LEDC	20
	2.1	.2 Package		20
3	Blo	ock Diagran	n	21
4	Pin	Description	on	23
	4.1	. Pin Quar	ntity	23



	4.2	Pin Chara	acteristics	23
	4.3	GPIO Mu	ultiplex Function	36
ic.	4.4	Detailed	Signal Description of was well as the state of the state	40
5	Elec	trical Cha	racteristics	53
	5.1	Paramete	er Conditions	53
		5.1.1	Minimum and Maximum Values	53
		5.1.2	Typical Values	53
		5.1.3	Temperature Definitions	53
	5.2	Absolute	Maximum Ratings	53
	5.3	Recomm	nended Operating Conditions	55
	5.4	Power Co	onsumption Parameters	57
	5.5		rical Characteristics	
	5.6		ctrical Characteristics	
CL	\\$.7		electrical Characteristics with the second s	
	5.8		lectrical Characteristics	
			odec Electrical Characteristics	
	5.10	External	Clock Source Characteristics	64
		5.10.1	High-speed Crystal/Ceramic Resonator Characteristics	64
		5.10.2	Low-speed Crystal/Ceramic Resonator Characteristics	65
	5.11	. Internal I	Reset Electrical Characteristics	66
	5.12	2 External	Memory Electrical Characteristics	66
		5.12.1	SMHC AC Electrical Characteristics	66
	5.13	External	Peripheral Electrical Characteristics	72
		5.13.1	LCD AC Electrical Characteristics	
ici.	HOCK	5.13.2	CSI AC Electrical Characteristics	7 4
		5.13.3	EMAC AC Electrical Characteristics	75
		5.13.4	SPI AC Electrical Characteristics	77
		5.13.5	SPI_DBI AC Electrical Characteristics	78
		5.13.6	UART AC Electrical Characteristics	80
		5.13.7	TWI AC Electrical Characteristics	81
		5.13.8	I2S/PCM AC Electrical Characteristics	82
		5.13.9	DMIC AC Electrical Characteristics	84
		5.13.10	OWA AC Electrical Characteristics	84
		5.13.11	CIR_RX AC Electrical Characteristics	85



	5.14	4 Power-O	n and Power-Off Sequence	85
		5.14.1	Power-On Sequence	85
1900	149CL	5.14.2	Power-Off Sequence was	86
6	Pac	kage Ther	mal Characteristics	88
7	Pin	Assignme	nt	89
	7.1	Pin Map		89
	7.2	Package	Dimension	90
8	Car	rier, Stora	ge and Baking Information	91
	8.1	Carrier		91
		8.1.1	Matrix Tray Information	91
	8.2	Storage .		92
		8.2.1	Moisture Sensitivity Level (MSL)	
		8.2.2	Bagged Storage Conditions	93
900	Hych		Qut-of-bag Duration 45 45 45 45 45 45	
	8.3	Baking		93
9				
10			t	
		Attended		
	10.3	3 QC Test .		97
11	Part	t Marking.		98



14dcn

Figures

Figure 3-1 D1-H System Block Diagram	21
Figure 3-2 D1-H Multi-Media Decoding Platform Solution	22
Figure 5-1 SDIO Voltage Waveform	60
Figure 5-2 SMHC HS-SDR Mode Output Timing Diagram	67
Figure 5-3 SMHC HS-SDR Mode Input Timing Diagram	67
Figure 5-4 SMHC HS-DDR Mode Output Timing Diagram	68
Figure 5-5 SMHC HS-DDR Mode Input Timing Diagram	69
Figure 5-6 SMHC HS200 Mode Output Timing Diagram	70
Figure 5-7 SMHC HS200 Mode Input Timing Diagram	71
Figure 5-8 HV_IF Interface Vertical Timing	72
Figure 5-9 HV_IF Interface Horizontal Timing	73
Figure 5-10 CSI Data Sample Timing	74
Figure 5-11 RGMII Interface Transmit Timing	75
Figure 5-12 RGMII Interface Receive Timing	
Figure 5-13 RMII Interface Transmit Timing	
Figure 5-14 RMII Interface Receive Timing	76
Figure 5-15 SPI Writing Timing	
Figure 5-16 SPI Reading Timing	77
Figure 5-17 DBI 3-line Serial Interface Timing.	78
Figure 5-18 DBI 4-line Serial Interface Timing	79
Figure 5-19 UART RX Timing	80
Figure 5-20 UART nCTS Timing	80
Figure 5-21 UART nRTS Timing S	81
Figure 5-22 TWI Timing	
Figure 5-23 I2S/PCM Timing in Master Mode	82
Figure 5-24 I2S/PCM Timing in Slave Mode	83
Figure 5-25 DMIC Timing	84
Figure 5-26 OWA Timing	84
Figure 5-27 CIR_RX Timing	85
Figure 5-28 Power-On Timing	86
Figure 5-29 Power-Off Timing	87
Figure 7-1 D1-H Pin Map	89

149CL



Figure 7-2 D1-H Package Dimension	90
Figure 8-1 D1-H Tray Dimension Drawing	92
Figure 9-1 Lead-free Reflow Profile	
Figure 9-2 Measuring the Reflow Soldering Process	96
Figure 11-1 D1-H Marking	98





Tables

Table 4-1 D1-H Pin Quantity	23
TODOC 1 2 1 III CITATOCCETISTICS	24
Table 4-3 GPIO Multiplex Function	
Table 4-4 Detailed Signal Description	
Table 5-1 Absolute Maximum Ratings	54
Table 5-2 Recommended Operating Conditions	55
Table 5-3 Power Consumption Parameters	58
Table 5-4 DC Electrical Characteristics	59
Table 5-5 3.3 V SDIO Electrical Parameters	60
Table 5-6 1.8 V SDIO Electrical Parameters	60
Table 5-7 GPADC Electrical Characteristics	61
Table 5-8 LRADC Electrical Characteristics	61
Table 5-8 LRADC Electrical Characteristics	62
Table 5-10 High-speed 24 MHz Crystal Circuit Characteristics	64
Table 5-11 Crystal Circuit Parameters	64
Table 5-12 Low-speed 32.768 kHz Crystal Circuit Characteristics	65
Table 5-13 Internal Reset Electrical Characteristics	66
Table 5-14 SMHC HS-SDR Mode Output Timing Constants	67
Table 5-15 SMHC HS-SDR Mode Input Timing Constants	67
Table 5-16 SMHC HS-DDR Mode Output Timing Constants	68
Table 5-17 SMHC HS-DDR Mode Input Timing Constants	69
Table 5-18 SMHC HS200 Mode Output Timing Constants	70
Table 5-19 SMHC HS200 Mode Input Timing Constants:	71
Table 5-20 LCD HV_IF Interface Timing Constants	
Table 5-21 CSI Interface Timing Constants	74
Table 5-22 RGMII Transmit Timing Constants	75
Table 5-23 RGMII Receive Timing Constants	75
Table 5-24 RMII Transmit Timing Constants	76
Table 5-25 RMII Receive Timing Constants	76
Table 5-26 SPI Timing Constants	77
Table 5-27 DBI 3-line Serial Interface Timing Parameters	78
Table 5-28 DBI 4-line Serial Interface Timing Parameters	79



Table 5-29 UART Timing Constants	81
Table 5-30 TWI Timing Parameters	82
Table 5-31 I2S/PCM Timing Constants in Master Mode:	82
Table 5-32 I2S/PCM Timing Constants in Slave Mode	83
Table 5-33 DMIC Timing Constants	84
Table 5-34 OWA Timing Constants	84
Table 5-35 CIR_RX Timing Constants	85
Table 6-1 D1-H Package Thermal Characteristics	88
Table 8-1 Matrix Tray Carrier Information	91
Table 8-2 D1-H Packing Quantity Information	91
Table 8-3 MSL Summary	92
Table 8-4 Bagged Storage Conditions	93
Table 8-5 Out-of-bag Duration	93
Table 9-1 Lead-free Reflow Profile Conditions	95
Table 11-1 D1-H Marking Definitions	98
VIII.	





About This Documentation



Purpose

The documentation describes features of each module, pin/signal characteristics, current consumption, interface timing, thermal and package, and part reliability of the D1-H processor. For details about register descriptions of each module, see the D1-H_User_Manual.

Intended Audience

The document is intended for:

- Hardware designers and maintenance personnel for electronics
- Sales personnel for electronic parts and components

der haar haar haar haar

Conventions

Symbol Conventions

The symbols that may be found in this document are defined as follows.

Symbol	Description
MARNING	Indicates potential risk of injury or death exists if the instructions are not obeyed.
A CAUTION	Indicates potential risk of equipment damage, data loss, performance degradation, or unexpected results exists if the instructions are not obeyed.
NOTE	Provides additional information to emphasize or supplement important points of the main text.

Table Content Conventions

The table content conventions that may be found in this document are defined as follows.

Symbol	Description
-	The cell is blank.

Numerical Conventions

The expressions of data capacity, frequency, and data rate are described as follows.



Туре	Symbol	Value		
" " " " " " " " " " " " " " " " " " "	TK HOUT HOUT HOUT HOUT HOUT	1024 HET HET HET HET		
Data capacity	1M	1,048,576		
	1G	1,073,741,824		
	1k	1000		
Frequency, data rate	1M	1,000,000		
	1G	1,000,000,000		





1 Overview

Hace Hace

D1-H is an advanced application processor designed for RISC-V Multi-Media decoding platform. It integrates a 64-bit XuanTie C906 RISC-V CPU and a HiFi4 DSP to provide the high-efficient computing power. D1-H supports full format decoding such as H.265, H.264, MPEG-1/2/4, JPEG, VC1, and so on. The independent encoder can encode in JPEG or MJPEG. Integrated multi ADCs/DACs and I2S/PCM/DMIC/OWA audio interfaces can work seamlessly with the CPU to accelerate multimedia algorithms and improve the user experience. D1-H supports RGB/LVDS/MIPI DSI/HDMI/CVBS OUT display output interfaces to meet the requirements of the different screen display. D1-H comes with extensive connectivity and interfaces, such as USB, SDIO, EMAC, TWI, UART, SPI, PWM, GPADC, LRADC, TPADC, IR TX&RX, and so on. Besides, D1-H can connect with other different peripherals like WiFi and BT via SDIO and UART.





2 Features

- XuanTie C906 RISC-V CPU
- 32 KB I-cache + 32 KB D-cache

2.2 DSP Architecture

- HiFi4
- 32 KB L1 I-cache and 32 KB L1 D-cache
- 64 KB I-ram and 64 KB D-ram

2.3 Memory Subsystem

2.3.1 Boot ROM (BROM)

- On-chip memory
- Supports system boot from the following devices:
 - SD card
 - eMMC
 - SPI NOR Flash
 - SPI NAND Flash
- Supports mandatory upgrade process through USB and SD card
- Supports GPIO pin and eFuse module to select the boot media type

2.3.2 SDRAM

- Supports DDR2/DDR3 SDRAM
- Maximum capacity up to 2 GB
- Supports clock frequency up to 533 MHz for DDR2
- Supports clock frequency up to 800 MHz for DDR3

2.3.3 SMHC

- Three SD/MMC host controller (SMHC) interfaces
- The SMHCO controls the devices that comply with the protocol Secure Digital Memory (SD mem-version 3.0)



- The SMHC1 controls the device that complies with the protocol Secure Digital I/O (SDIO-version 3.0)
- The SMHC2 controls the device that complies with the protocol Multimedia Card (eMMC-version 5.0)
- Maximum performance:
 - SDR mode 150 MHz@1.8 V IO pad
 - DDR mode 50 MHz@1.8 V IO pad
 - DDR mode 50 MHz@3.3 V IO pad
- Supports 1-bit or 4-bit data width
- Supports block size of 1 to 65535 bytes
- Internal 1024-Bytes RX FIFO and 1024-Bytes TX FIFO
- Supports card insertion and removal interrupt
- Supports hardware CRC generation and error detection
- Supports descriptor-based internal DMA controller

2.4 Video Engine

- Video decoding
 - H.265 MP@L5.0 up to 4K@30fps
 - H.264 BP/MP/HP@L5.0 up to 4K@24fps
 - H.263 BP up to 1080p@60fps
 - MPEG-4 SP/ASP L5 up to 1080p@60fps
 - MPEG-2 MP/HL up to 1080p@60fps
 - MPEG-1 MP/HL up to 1080p@60fps
 - Xvid up to 1080p@60fps
 - Sorenson Spark up to 1080p@60fps
 - WMV9/VC-1 SP/MP/AP up to 1080p@60fps
 - MJPEG up to 1080p@30fps
- Video encoding
 - JPEG/MJPEG up to 1080p@60fps
 - Supports input picture scaler up/down

2.5 Video and Graphics

2.5.1 Display Engine (DE)

Output size up to 2048 x 2048





- Supports two alpha blending channels for main display and one channel for aux display
- Supports four overlay layers in each channel, and has an independent scaler
- Supports potter-duff compatible blending operation
- Supports LBC buffer decoder
- Supports dither output to TCON
- Supports input format Semi-planar YUV422/YUV420/YUV411 and Planar YUV422/YUV420/YUV411, ARGB8888/XRGB8888/ARGB4444/ARGB1555/RGB565/palette
- Supports SmartColor2.0 for excellent display experience
 - Adaptive detail/edge enhancement
 - Adaptive color enhancement
 - Adaptive contrast enhancement and fresh tone rectify
- Supports write back for aux display

2.5.2 De-interlacer (DI)

- Supports YUV420 (Planar/NV12/NV21) and YUV422 (Planar/NV16/NV61) data format
- Supports video resolution from 32x32 to 2048x1280 pixel
- Supports Inter-field interpolation/motion adaptive de-interlace method
- Performance: module clock 600M for 1080p@60Hz YUV420

2.5.3 Graphic 2D (G2D)

- Supports layer size up to 2048 x 2048 pixels
- Supports pre-multiply alpha image data
- Supports color key
- Supports two pipes Porter-Duff alpha blending
- Supports multiple video formats 4:2:0, 4:2:2, 4:1:1 and multiple pixel formats (8/16/24/32 bits graphics layer)
- Supports memory scan order option
- Supports any format convert function
- Supports 1/16× to 32× resize ratio
- Supports 32-phase 8-tap horizontal anti-alias filter and 32-phase 4-tap vertical anti-alias filter
- Supports window clip
- Supports FillRectangle, BitBlit, StretchBlit and MaskBlit
- Supports horizontal and vertical flip, clockwise 0/90/180/270 degree rotate for normal buffer
- Supports horizontal flip, clockwise 0/90/270 degree rotate for LBC buffer



2.6 Video Output

2.6.1 RGB and LVDS LCD

- Supports RGB interface with DE/SYNC mode, up to 1920 x 1080@60fps
- Supports serial RGB/dummy RGB interface, up to 800 x 480@60fps
- Supports LVDS interface with dual link, up to 1920 x 1080@60fps
- Supports LVDS interface with single link, up to 1366 x 768@60fps
- Supports i8080 interface, up to 800 x 480@60fps
- Supports BT656 interface for NTSC and PAL
- RGB666 and RGB565 with dither function
- Gamma correction with R/G/B channel independence

S 2.6.2 MIPI DSI

- Compliance with MIPI DSI v1.01
- Supports 4-lane MIPI DSI, up to 1280 x 720@60fps and 1920 x 1200@60fps
- Supports non-burst mode with sync pulse/sync event and burst mode
- Supports pixel format: RGB888, RGB666, RGB666 loosely packed and RGB565
- Supports continuous and non-continuous lane clock modes
- Supports bidirectional communication of all generic commands in LP through data lane 0
- Supports low power data transmission
- Supports ULPS and escape modes
- Hardware checksum capabilities

2.6.3 HDMI

- Compatible with HDMI 1.4
- Supports DDC
- Integrated CEC hardware engine
- Optional color space converter (CSC): RGB (4:4:4) to/from YCbCr (4:4:4 or 4:2:2)
- Video formats:
 - Optional HDMI 1.4b video formats
 - All CEA-861-E video formats up to 1080p at 120 Hz
 - HDMI 1.4b 4K x 2K video formats
 - HDMI 1.4b 3D video modes with up to 340 MHz (TMDS clock)



- Audio formats:
 - Uncompressed audio formats: IEC60985 L-PCM audio samples, up to 192 kHz



2.6.4 CVBS OUT

- 1-channel CVBS output
- Supports NTSC and PAL format
- Plug status auto detecting
- 10 bits DAC output

2.7 Video Input

2.7.1 Parallel CSI

- Supports 8-bit digital camera interface (RAW8/YUV422/YUV420)
- Supports BT656, BT601 interface (YUV422)
- Supports ITU-R BT.656 time-multiplexed format up to 2*1080p@30fps in DDR sample mode
- Maximum pixel clock of 148.5 MHz
- Supports de-interlacing for interlace video input
- Supports conversion from YUV422 to YUV420, YUV422 to YUV400, YUV420 to YUV400
- Supports horizontal and vertical flip

2.7.2 CVBS IN

- 2-channel CVBS input and 1-channel CVBS decoder
- Supports NTSC and PAL format
- Supports YUV422/YUV420 format
- With 1 channel 3D comb filter
- Detection for signal locked and 625 lines
- Programmable brightness, contrast, and saturation
- 10-bit video ADCs

2.8 System Peripherals

2.8.1 Timer

 The timer module implements the timing and counting functions, which includes timer0, timer1, watchdog, and audio video synchronization (AVS)



- The timer0/timer1 is a 32-bit down counter. The timer0 and timer1 are completely consistent
- The watchdog is used to transmit a reset signal to reset the entire system when an exception occurs in
- The AVS is used to synchronize the audio and video. The AVS sub-block includes AVS0 and AVS1, which are completely consistent

2.8.2 **High Speed Timer (HSTimer)**

- The HSTimer module consists of HSTimer0 and HSTimer1. HSTimer0 and HSTimer1 are down counters that implement timing and counting functions. They are completely consistent.
- Configurable 56-bit down timer
- Supports 5 prescale factors
- The clock source is synchronized with AHBO clock, much more accurate than other timers
- Supports 2 working modes: periodic mode and single counting mode
- Generates an interrupt when the count is decreased to 0

Platform-Level Interrupt Controller (PLIC) 2.8.3

- Sampling, priority arbitration and distribution for external interrupt sources
- The interrupt can be configured as machine mode and super user mode
- Up to 256 interrupt source sampling, supporting level interrupt and pulse interrupt
- 32 levels of interrupt priority
- Maintains independently the interrupt enable for each interrupt mode (machine/super user)
- Maintains independently the interrupt threshold for each interrupt mode (machine/super user)
- Configurable access permission for PLIC registers

DMAC

- Up to 16-ch DMA
- Provides 32 peripheral DMA requests for data reading and 32 peripheral DMA requests for data writing
- Flexible data width of 8/16/32/64-bit
- Programmable DMA burst length
- Supports linear and IO address modes
- Supports data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory, peripheral-to-peripheral
- Supports transferring data with a linked list
- DRQ response includes waiting mode and handshake mode





- DMA channel supports pause function
- Memory devices support non-aligned transform



2.8.5 Clock Controller Unit (CCU)

- 8 PLLs
- One on-chip RC oscillator
- Supports one external 24 MHz DCXO and one external 32.768 kHz oscillator
- Supports clock configuration and clock generation for corresponding modules
- Supports software-controlled clock gating and software-controlled reset for corresponding modules

2.8.6 Thermal Sensor Controller (THS)

- One thermal sensor located in CPU
- Temperature accuracy: ±3°C from 0°C to +100°C, ±5°C from -25°C to +125°C
- Averaging filter for thermal sensor reading
- Supports over-temperature protection interrupt and over-temperature alarm interrupt

2.8.7 **LDO Power**

- Integrated 2 LDOs (LDOA, LDOB)
- LDOA: 1.8 V power output, LDOB: 1.35 V/1.5 V/1.8 V power output
- LDOA for IO and analog module, LDOB for SDRAM
- Input voltage is 2.4 V to 3.6 V

2.8.8¹⁰ RTC

- Implements time counter and timing wakeup
- Provides a 16-bit counter for counting day, 5-bit counter for counting hour, 6-bit counter for counting minute, 6-bit counter for counting second
- External connect a 32.768 kHz low-frequency oscillator for count clock
- Timer frequency is 1 kHz
- Configurable initial value by software anytime
- Supports timing alarm, and generates interrupt and wakeup the external devices
- 8 general purpose registers for storing power-off information



2.8.9 I/O Memory Management Unit (IOMMU)

- Supports virtual address to physical address mapping by hardware implementation
- Supports VE, CSI, DE, G2D, DI parallel address mapping
- Supports VE, CSI, DE, G2D, DI bypass function independently
- Supports VE, CSI, DE, G2D, DI pre-fetch independently
- Supports VE, CSI, DE, G2D, DI interrupt handing mechanism independently
- Supports 2 levels TLB (level1 TLB for special using, and level2 TLB for sharing)
- Supports TLB Fully cleared and Partially disabled
- Supports trigger PTW behavior when TLB miss
- Supports checking the permission

2.8.10 Message Box (MSGBOX)

- Supports two CPU to transmit information through channels. Each CPU has a MSGBOX
 - CPU 1: DSP
 - CPU 2: RISC-V
- The channel between two CPU has 4 channels, and the FIFO depth of a channel is 8 x 32 bits

2.8.11 Spinlock

- Provides hardware synchronization mechanism in multi-core systems
- Supports 32 lock units
- Two kinds of lock status: locked and unlocked
- Lock time of the processor is predictable (less than 200 cycles)

2.8.12 Reset

- Integrated internal reset
- Reset D1-H or other IC

2.9 Audio Subsystem

2.9.1 Audio Codec

- Two audio digital-to-analog converter (DAC) channels
 - Supports 16-bit and 20-bit sample resolution
 - 8 kHz to 192 kHz DAC sample rate






- 100 ± 2 dB SNR@A-weight, -85 ± 3 dB THD+N
- Two audio outputs:
 - One stereo headphone output: HPOUTL/R
 - One stereo differential lineout output: LINEOUTLP/N and LINEOUTRP/N
- Three audio analog-to-digital converter (ADC) channels
 - Supports 16-bit and 20-bit sample resolution
 - 8 kHz to 48 kHz ADC sample rate
 - 95 ± 3dB SNR@A-weight, -80 ± 3dB THD+N
- Five audio inputs:
 - Three differential microphone inputs: MICIN1P/1N, MICIN2P/2N, MICIN3P/3N, or three single-end microphone inputs: MICIN1P, MICIN2P, MICIN3P
 - One stereo LINEIN input: LINEINL/R
 - One stereo FMIN input: FMINL/R
- Supports Dynamic Range Controller adjusting the DAC playback and ADC recording
- One 128x20-bits FIFO for DAC data transmit, one 128x20-bits FIFO for ADC data receive
- Programmable FIFO thresholds
- Supports interrupts and DMA
- Two LDOs integrated:
 - ALDO: internal ALDO output for AVCC
 - HPLDO: internal HPLDO output for HPVCC

2.9.2 I2S/PCM

- Three I2S/PCM external interfaces (I2S0, I2S1, I2S2) for connecting external power amplifier and MIC ADC
- Compliant with standard Philips Inter-IC sound (I2S) bus specification
 - Left-justified, Right-justified, PCM mode, and Time Division Multiplexing (TDM) format
 Programmable PCM frame width: 1 BCLK width (short frame) and 2 BCLKs width (long frame)
- Transmit and Receive data FIFOs
 - Programmable FIFO thresholds
 - 128 depth x 32-bit width TXFIFO and 64 depth x 32-bit width RXFIFO
- Supports multiple function clock
 - Clock up to 24.576 MHz Data Output of I2S/PCM in Master mode (Only if the IO PAD and Peripheral I2S/PCM satisfy Timing Parameters)
 - Clock up to 12.288 MHz Data Input of I2S/PCM in Master mode





- Supports TX/RX DMA slave interface
- Supports multiple application scenarios
- Up to 16 channels (fs = 48 kHz) which has adjustable width from 8-bit to 32-bit
 - Sample rate from 8 kHz to 384 kHz (CHAN = 2)
 - 8-bit u-law and 8-bit A-law companded sample
 - Supports master/slave mode

2.9.3 DMIC

- Supports maximum 8 digital PDM microphones
- Supports sample rate from 8 kHz to 48 kHz

2.9.4 One Wire Audio (OWA)

- One OWA TX and one OWA RX
- Compliance with S/PDIF interface
- IEC-60958 and IEC-61937 transmitter and receiver functionality
 - IEC-60958 supports 16-bit, 20-bit, and 24-bit data formats
 - IEC-61937 uses the IEC-60958 series for the conveying of non-linear PCM bit streams, each sub-frame transmits 16-bit
- TXFIFO and RXFIFO
 - One 128×24bits TXFIFO and one 64×24bits RXFIFO for audio data transfer
 - Programmable FIFO thresholds
- Supports TX/RX DMA slave interface
- Supports multiple function clock
 - The clock of TX function includes 24.576 MHz and 22.579 MHz frequency
 - The clock of RX function includes 24.576*8MHz frequency
- Supports hardware parity on TX/RX
 - Hardware parity checking on the receiver
 - Hardware parity generation on the transmitter

Separate clock for OWA TX and OWA RX

- Supports channel status capture on the receiver
- Supports channel sample rate capture on the receiver
- Supports insertion detection for the receiver
- Supports channel status insertion for the transmitter





• Supports interrupts and DMA

2.10 Security System

2.10.1 Crypto Engine (CE)

- Supports Symmetrical algorithm for encryption and decryption: AES, DES, TDES
 - Supports ECB, CBC, CTS, CTR, CFB, OFB mode for AES
 - Supports 128/192/256-bit key for AES
 - Supports ECB, CBC, CTR mode for DES/TDES
- Supports Hash algorithm for tamper proofing: MD5, SHA, HMAC
 - Supports SHA1, SHA224, SHA256, SHA384, SHA512 for SHA
 - Supports HMAC-SHA1, HMAC-SHA256 for HMAC
 - Supports multi-package mode for MD5/SHA1/SHA224/SHA256/SHA384/SHA512
- Supports Asymmetrical algorithm for signature verification: RSA
 - RSA supports 512/1024/2048-bit width
- Supports 160-bit hardware PRNG with 175-bit seed
- Supports 256-bit hardware TRNG
- Internal DMA controller for data transfer with memory


2.10.2 Security ID (SID)

- Supports 2 Kbits eFuse
- Backup eFuse information by using SID_SRAM
- Burning the key to the SID
- Reading the key use status in the SID
- Loading the key to the CE

2.11 External Peripherals

2.11.1 USB DRD

- One USB 2.0 DRD (USB0), with integrated USB 2.0 analog PHY
- Complies with USB2.0 Specification
- Supports USB Host function
 - Compatible with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0
 - Compatible with Open Host Controller Interface (OHCI) Specification, Version 1.0a





- Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s), and Low-Speed (LS, 1.5 Mbit/s)
- Supports only 1 USB Root port shared between EHCI and OHCI
- Supports USB Device function
 - Supports High-Speed (HS, 480 Mbit/s) and Full-Speed (FS, 12 Mbit/s)
 - Supports bi-directional endpoint0 (EP0) for Control transfer
 - Up to 10 user-configurable endpoints (EP1+, EP1-, EP2+, EP2-, EP3+, EP3-, EP4+, EP4-, EP5+, EP5-) for Bulk transfer, Isochronous transfer and Interrupt transfer
 - Up to (8 KB + 64 Bytes) FIFO for all EPs (including EP0)
 - Supports interface to an external Normal DMA controller for every EP
- Supports an internal DMA controller for data transfer with memory
- Supports High-Bandwidth Isochronous & Interrupt transfers
- Automated splitting/combining of packets for Bulk transfers
- Supports point-to-point and point-to-multipoint transfer in both Host and Peripheral modes
- Includes automatic ping capabilities
- Soft connect/disconnect function
- Performs all transaction scheduling in hardware
- Power optimization and power management capabilities
- Device and host controller share a 8K SRAM and a physical PHY


2.11.2 USB HOST

- One USB 2.0 HOST (USB1), with integrated USB 2.0 analog PHY
- Complies with USB2.0 Specification
- Supports USB2.0 Host function
 - Compatible with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0
 - Compatible with Open Host Controller Interface (OHCI) Specification, Version 1.0a
 - Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s) and Low-Speed (LS, 1.5 Mbit/s)

 Device
 - Supports only 1 USB Root port shared between EHCI and OHCI
- An internal DMA Controller for data transfer with memory

2.11.3 EMAC

- One EMAC interface for connecting external Ethernet PHY
- 10/100/1000 Mbit/s Ethernet port with RGMII and RMII interfaces
- Compliant with IEEE 802.3-2002 standard





- Supports both full-duplex and half-duplex operations
- Provides the management data input/output (MDIO) interface for PHY device configuration and management with configurable clock frequencies
- Programmable frame length to support Standard or Jumbo Ethernet frames with sizes up to 16 KB
- Supports a variety of flexible address filtering modes
- Separate 32-bit status returned for transmission and reception packets
- Optimization for packet-oriented DMA transfers with frame delimiters
 - Supports linked-list descriptor list structure
 - Descriptor architecture, allowing large blocks of data transfer with minimum CPU intervention; each descriptor can transfer up to 4 KB of data
 - Comprehensive status reporting for normal operation and transfers with errors
- 4 KB TXFIFO for transmission packets and 16 KB RXFIFO for reception packets
- Programmable interrupt options for different operational conditions

2 11 4 IIΔRT

- Up to 6 UART controllers (UARTO, UART1, UART2, UART3, UART4, UART5)
- UARTO, UART4, UART5: 2-wire; UART1, UART2, UART3: 4-wire
- Compatible with industry-standard 16450/16550 UARTs
- Supports IrDA-compatible slow infrared (SIR) format
- Two separate FIFOs: one is RX FIFO, and the other is TX FIFO
 - Each of them is 64 bytes (For UARTO)
 - Each of them is 256 bytes (For UART1, UART2, UART3, UART4, and UART5)
- The working reference clock is from the APB bus clock
 - Speed up to 4 Mbit/s with 64 MHz APB clock
 - Speed up to 1.5 Mbit/s with 24 MHz APB clock
- 5 to 8 data bits for RS-232 characters, or 9 bits RS-485 format
- 1, 1.5 or 2 stop bits
- Programmable parity (even, odd, or no parity)
- Supports TX/RX DMA slave controller interface
- Supports software/hardware flow control
- Supports RX DMA Master interface (Only for UART1)
- Supports auto-flow by using CTS & RTS (Only for UART1/2/3)





2.11.5 SPI and SPI_DBI

- Up to 2 SPI controllers (SPI0, SPI1)
- The SPIO only supports SPI mode; The SPI1 supports SPI mode and display bus interface (DBI) mode
- 14gCL

- SPI mode:
 - Full-duplex synchronous serial interface
 - Master/slave configurable
 - Mode0 to Mode3 are supported for both transmit and receive operations
 - 8-bit wide by 64-entry FIFO for both transmit and receive data
 - Polarity and phase of the Chip Select (SPI-CS) and SPI Clock (SPI-CLK) are configurable
 - Supports 3-wire/4-wire SPI
 - Supports programmable serial data frame length: 1-bit to 32-bit
 - Supports Standard SPI, Dual-Output/Dual-Input SPI, Dual IO SPI, Quad-Output/Quad-Input SPI
- DBI mode:
 - Supports DBI Type C 3 Line/4 Line Interface Mode
 - Supports 2 Data Lane Interface Mode
 - Supports RGB111/444/565/666/888 video format
 - Maximum resolution of RGB666 240 x 320@30Hz with single data lane
 - Maximum resolution of RGB888 240 x 320@60Hz or 320 x 480@30Hz with dual data lane
 - Supports Tearing effect
 - Supports software flexible control video frame rate

2.11.6 Two Wire Interface (TWI)

- Up to 4 TWI controllers (TWI0, TWI1, TWI2, TWI3)
- Compliant with 12C bus standard
- Supports standard mode (up to 100 kbit/s) and fast mode (up to 400 kbit/s)
- Supports 7-bit and 10-bit device addressing modes
- Supports master mode or slave mode
- Master mode features:
 - Supports the bus arbitration in the case of multiple master devices
 - Supports clock synchronization and bit and byte waiting
 - Supports packet transmission and DMA
- Slave mode features:
 - Interrupt on address detection



Hope Hope Hope Hope



• The TWI controller includes one TWI engine and one TWI driver. And the TWI driver supports packet transmission and DMA mode when TWI works in master mode

2.11.7 CIR Receiver (CIR_RX)


- One CIR_RX interface (IR-RX)
- Full physical layer implementation
- Supports NEC format infra data
- Supports CIR for remote control or wireless keyboard
- 64x8 bits FIFO for data buffer
- Sample clock up to 1 MHz

2.11.8 CIR Transmitter (CIR TX)

- One CIRCTX interface (IR-TX)
- Supports arbitrary wave generator
- Configurable carrier frequency
- Supports handshake mode and waiting mode of DMA
- 128 bytes FIFO for data buffer

2.11.9 PWM

- Supports 8 independent PWM channels (PWM0 to PWM7)
 - Supports PWM continuous mode output
 - Supports PWM pulse mode output, and the pulse number is configurable
 - Output frequency range: 0 to 24 MHz or 100 MHz
 - Various duty-cycle: 0% to 100%
 - Minimum resolution: 1/65536
- Supports 4 complementary pairs output
 - PWM01 pair (PWM0 + PWM1), PWM23 pair (PWM2 + PWM3), PWM45 pair (PWM4 + PWM5), PWM67 pair (PWM6 + PWM7)
 - Supports dead-zone generator, and the dead-zone time is configurable
- Supports 4 group of PWM channel output for controlling stepping motors
 - Supports any plural channels to form a group, and output the same duty-cycle pulse
 - In group mode, the relative phase of the output waveform for each channel is configurable
- Supports 8 channels capture input





- Supports rising edge detection and falling edge detection for input waveform pulse
- Supports pulse-width measurement for input waveform pulse



2.11.10 General Purpose ADC (GPADC)

- 2-ch successive approximation register (SAR) analog-to-digital converter (ADC)
- 12-bit sampling resolution and 8-bit precision
- 64 FIFO depth of data register
- Power reference voltage: AVCC, analog input voltage range: 0 to AVCC
- Maximum sampling frequency up to 1 MHz
- Supports three operation modes: single conversion mode, continuous conversion mode, burst conversion mode

2.11.11 Tough Panel ADC (TPADC)

- 12 bit SAR type A/D converter
- Configurable sample frequency up to 1 MHz
- One 32x12 FIFO for storing A/D conversion result
- Supports DMA slave interface
- Supports 4-wire resistive touch panel input detection
 - Supports pen down detection with programmable sensitivity
 - Supports single touch coordinate measurement
 - Supports dual touch detection
 - Supports touch pressure measurement with programmable threshold
 - Supports median and averaging filter for noise reduction


Supports X and Y coordinate exchange function

• Supports Aux ADC with up to 4 channels

Supports Aux ADC with up to 4 channels

2.11.12 Low Rate ADC (LRADC)

- One LRADC input channel
- 6-bit sampling resolution and 5-bit precision
- Sample rate up to 2 kHz
- Supports hold Key and general Key
- Supports normal, continuous and single working mode





Power supply voltage: AVCC, power reference voltage: 0.75*AVCC, analog input and detected voltage range: 0 to 1.266 V



2.11.13 LEDC

- LEDC is used to control the external intelligent control LED lamp
- Configurable LED output high/low level width
- Configurable LED reset time
- LEDC data supports DMA configuration mode and CPU configuration mode
- Maximum 1024 LEDs serial connect
- LED data transfer rate up to 800 kbit/s

Package 2.12

• LFBGA 337 balls, 13 mm x 13 mm body size, 0.65 mm ball pitch, 0.35 mm ball size





3 Block Diagram

Figure 3-1 shows the system block diagram of the D1-H.

Figure 3-1 D1-H System Block Diagram




Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 3-2 shows the solution of D1-H multi-media decoding platform.

Figure 3-2 D1-H Multi-Media Decoding Platform Solution





4 Pin Description

4.1 Pin Quantity

Table 4-1 lists the pin quantity of the D1-H.

Table 4-1 D1-H Pin Quantity

Pin Type	Quantity
1/0	202
Power	35
Ground	92
DDR Power	8
Total	337

4.2 Pin Characteristics

Table 4-2 lists the characteristics of the D1-H pins from the following seven aspects.

- [1].Ball#: Package ball numbers associated with each signal.
- [2].Pin Name: The name of the package pin.
- [3]. Type: Denotes the signal direction

I (Input),

O (Output),

I/O (Input/Output),

OD (Open-Drain),

A (Analog),

Al (Analog Input),

AO (Analog Output),

P (Power),

G (Ground)

- [4].Ball Reset State: The state of the terminal at reset. PU: pull up; PD: pull down; Z: high impedance.
- [5].Pull Up/Down: Denotes the presence of an internal pull-up or pull-down resistor. Pull-up and pull-down resistors can be enabled or disabled via software.
- **[6].Default Buffer Strength**: Defines the default drive strength of the associated output buffer. The maximum drive strength of each GPIO is 6 mA.
- [7]. Power Supply: The voltage supply for the IO buffers of the terminal.





Table 4-2 Pin Characteristics

jer.	Ball#[]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength (mA)	Power Supply ^[7]		
	SDRAM								
	V13	SA0	0	NA	NA	NA	VCC-DRAM		
	W13	SA1	0	NA	NA	NA	VCC-DRAM		
	V14	SA2	0	NA	NA	NA	VCC-DRAM		
-	U13	SA3	0	NA	NA	NA	VCC-DRAM		
-	U15	SA4	0	NA	NA	NA	VCC-DRAM		
-	V11	SA5	0	NA	NA	NA	VCC-DRAM		
ŞÇÎ	W11	SA6	Och Hack	NA HACT	NA: HOET	NA HOOT HOOT	VCC-DRAM		
	Y13	SA7	0	NA	NA	NA	VCC-DRAM		
	W14	SA8	0	NA	NA	NA	VCC-DRAM		
	Y15	SA9	0	NA	NA	NA	VCC-DRAM		
	W12	SA10	0	NA	NA	NA	VCC-DRAM		
	W15	SA11	0	NA	NA	NA	VCC-DRAM		
	W16	SA12	0	NA	NA	NA	VCC-DRAM		
	R15	SA13	0	NA	NA	NA	VCC-DRAM		
Çî?	V16	SA14	0	NA ver	NA	NA	VCC-DRAM		
).	T15	SA15	0	NA	NA NA	NA NA	VCC-DRAM		
	V10	SBA0	0	NA	NA	NA	VCC-DRAM		
	W10	SBA1	0	NA	NA	NA	VCC-DRAM		
	Y11	SBA2	0	NA	NA	NA	VCC-DRAM		
	W9	SCKE0	0	NA	NA	NA	VCC-DRAM		
	Y9	SCKE1	0	NA	NA	NA	VCC-DRAM		
	U10	SCKN	0	NA	NA	NA	VCC-DRAM		



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]
900	T10 ^{tdcr} tdcr	SCKP HOUSE	Age, Hace	NAttor House	NA HOU	NA HOU HOU	VCC-DRAM
•	R12	SCS0	0	NA	NA	NA	VCC-DRAM
•	R13	SCS1	0	NA	NA	NA	VCC-DRAM
•	W7	SDQ0	1/0	NA	NA	NA	VCC-DRAM
•	V7	SDQ1	1/0	NA	NA	NA	VCC-DRAM
	W8	SDQ2	1/0	NA	NA	NA	VCC-DRAM
	V8	SDQ3	1/0	NA	NA	NA	VCC-DRAM
	W4	SDQ4	1/0	NA	NA	NA	VCC-DRAM
900	Y4,465 465	SDQ5 Harr	140, 149cz	NA ₁ ACT 11ACT	War Har	My "Apr "Apr	VCC-DRAM
	V5	SDQ6	1/0	NA	NA NA	NA	VCC-DRAM
	W5	SDQ7	1/0	NA NA	NA	NA	VCC-DRAM
	U4	SDQ8	1/0	NA	NA	NA	VCC-DRAM
	U7	SDQ9	1/0	NA	NA	NA	VCC-DRAM
	U5	SDQ10	1/0	NA	NA	NA	VCC-DRAM
	Т6	SDQ11	1/0	NA	NA	NA	VCC-DRAM
	U6	SDQ12	1/0	NA	NA	NA	VCC-DRAM
900	R7 Holes	SDQ13	I/O HOE	NA HACT	NA: Har	NA HACT HACT	VCC-DRAM
	T4	SDQ14	1/0	NA	NA	NA	VCC-DRAM
	R6	SDQ15	1/0	NA	NA	NA	VCC-DRAM
	Y8	SDQM0	0	NA	NA	NA	VCC-DRAM
	W2	SDQM1	0	NA	NA	NA	VCC-DRAM
	Y6	SDQS0N	1/0	NA	NA	NA	VCC-DRAM
	W6	SDQSOP	1/0	NA	NA	NA	VCC-DRAM
	Y3	SDQS1N	1/0	NA	NA	NA	VCC-DRAM

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]
ÇÇ.	M3kgcr kgcr	SDQS1P	NO HACE	NAttack Harry	NA HOU	NA HOU HOU	VČC-DRAM
-	T12	SODT0	0	NA	NA	NA	VCC-DRAM
	U12	SODT1	0	NA	NA	NA	VCC-DRAM
	Т9	SCAS	0	NA	NA	NA	VCC-DRAM
	U9	SRAS	0	NA	NA	NA	VCC-DRAM
	Y17	SRST	0	NA	NA	NA	VCC-DRAM
	U16	SVREF	Р	NA	NA	NA	VCC-DRAM
	R9	SWE	0	NA	NA	NA	VCC-DRAM
ÇÇ.	U17/65 (1/65)	SZQCT HOCT	Ager Hace	NA BET HOET	War Har	NA "HOT "HOE	VCC-DRAM
	N8, N9, N10, P8, P9, P10	VCC-DRAM	P	NA	NA NA	NA	NA
	P14	VDD18-DRAM	Б	NA	NA	NA	NA
	GPIOB	7 (6			
	J16	PB0	1/0	Z	PU/PD	4	VCC-IO
	J17	PB1	1/0	Z	PU/PD	4	VCC-IO
	M16	PB2	1/0	Z	PU/PD	4	VCC-IO
2	M15	PB3	1/0	Z	PU/PD	4	VCC-IO
5	K16 1600	PB4 Harr	1/0 4900	Z Holes Holes	PU/PD (1807)	14 16 16 16 16 16 16 16 16 16 16 16 16 16	VCC-10
	K15	PB5	1/0	Z	PU/PD	4	VCC-IO
	K17	PB6	1/0	Z	PU/PD	4	VCC-IO
	J15	PB7	1/0	Z	PU/PD	4	VCC-IO
	G15	PB8	1/0	Z	PU/PD	4	VCC-IO
	G16	PB9	1/0	Z	PU/PD	4	VCC-IO
	F17	PB10	1/0	Z	PU/PD	4	VCC-IO



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]
900	F15 ^{tdCr} tdCr	PB11 Harr	10 1190	Z Holer Holer	PU/PD ***	* 14 14 14 14 14 14 14 14 14 14 14 14 14	ACC-10 #9CL
•	F16	PB12	1/0	Z	PU/PD	4	VCC-IO
•	GPIOC						
	F2	PC0	1/0	Z	PU/PD	4	VCC-PC
	F1	PC1	1/0	Z	PU/PD	4	VCC-PC
	G3	PC2	1/0	Z	PU/PD	4	VCC-PC
	G2	PC3	1/0	PU	PU/PD	4	VCC-PC
	Н3	PC4	1/0	PU	PU/PD	4	VCC-PC
900	F5 Hdcr Hdcr	PCSC HOCT	100 119cz	PU/ACL HACE	RAND 1992	Act Hour Hour	VCC-PC HOE
	G6	PC6	1/0	Z	PU/PD	4	VCC-PC
	G5	PC7	1/0	Z	PU/PD	4	VCC-PC
	G4	VCC-PC	P	NA	NA	NA	NA
	GPIOD			4			
	W19	PD0	1/0	Z	PU/PD	4	VCC-PD
_	V20	PD1	I/O	Z	PU/PD	4	VCC-PD
	V19	PD2	1/0	Z	PU/PD	4	VCC-PD
900	U20	PD3 _{CC}	I/O HOCK	Z IFBET IFBET	PU/PD	4 1480 1480	VCC-PD
	U19	PD4	1/0	Z	PU/PD	4	VCC-PD
	U18	PD5	I/O	Z	PU/PD	4	VCC-PD
	T19	PD6	١/٥	Z	PU/PD	4	VCC-PD
	T18	PD7	1/0	Z	PU/PD	4	VCC-PD
·	R20	PD8	1/0	Z	PU/PD	4	VCC-PD
	R19	PD9	1/0	Z	PU/PD	4	VCC-PD
	T17	PD10	1/0	Z	PU/PD	4	VCC-PD

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]
, GCL	R17 ^{tdcr} Hdcr	PD11 Holl	10 H9CL	Z Hace Hace	PU/PD ***	* 14 14 14 14 14 14 14 14 14 14 14 14 14	VCC-PD W
	P19	PD12	I/O	Z	PU/PD	4	VCC-PD
	P18	PD13	I/O	Z	PU/PD	4	VCC-PD
	N17	PD14	1/0	Z	PU/PD	4	VCC-PD
	N16	PD15	1/0	Z	PU/PD	4	VCC-PD
	N20	PD16	1/0	Z	PU/PD	4	VCC-PD
	N19	PD17	1/0	Z	PU/PD	4	VCC-PD
	M19	PD18	I/O	Z	PU/PD	4	VCC-PD
900	M18 ^{cf} (16 ^{cf}	PD19 465	No Har	Z 14907 14907	RAJAD "PQ	Acr Holer Hole	VCC-PD "PCL
	W18	PD20	1/0	Z	PU/PD	4	VCC-PD
	V18	PD21	1/0	Z	PU/PD	4	VCC-PD
	Y18	PD22	1/0	Z	PU/PD	4	VCC-PD
	R16	VCC-LVDS	P	NA	NA	NA	NA
	T16	VCC-PD	Р	NA	NA	NA	NA
	GPIOE			/			
	V1	PE0	1/0	Z	PU/PD	4	VCC-PE
, bcr	U1 Har	PE1	I/O Hack	Z Hales Hales	PU/PD	461 1661 1661	VCC-PE
	U2	PE2	1/0	Z	PU/PD	4	VCC-PE
	U3	PE3	1/0	Z	PU/PD	4	VCC-PE
	T2	PE4	1/0	Z	PU/PD	4	VCC-PE
	Т3	PE5	1/0	Z	PU/PD	4	VCC-PE
	R1	PE6	1/0	Z	PU/PD	4	VCC-PE
	R2	PE7	1/0	Z	PU/PD	4	VCC-PE
	R3	PE8	I/O	Z	PU/PD	4	VCC-PE

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]	
ÇÇ.	P2 HdCr. HdCr.	PE9	10 190	Z Holen Holen	PU/PD ***	**************************************	VCC-PE #dcc	
	P3	PE10	I/O	Z	PU/PD	4	VCC-PE	
	N1	PE11	I/O	Z	PU/PD	4	VCC-PE	
	R5	PE12	I/O	Z	PU/PD	4	VCC-PE	
	R4	PE13	I/O	Z	PU/PD	4	VCC-PE	
	N4	PE14	I/O	Z	PU/PD	4	VCC-PE	
	N5	PE15	I/O	Z	PU/PD	4	VCC-PE	
	N6	PE16	I/O	Z	PU/PD	4	VCC-PE	
ÇÇ.	M6/9cz "49cz	PE17 Harr	10 19cz	Z HACL HACL	RAND 1992	Act Hour Hou	VCC-PE 148CT	
	M4	VCC-PE	Р	NA	NA	NA	NA	
	GPIOF			- 11			rength ^[6] (mA) Supply ^[7] VCC-PE VCC-PF VCC-PF	
	C2	PFO	1/0	Z	PU/PD	4	VCC-PF	
	C1	PF1	1/0	Z	PU/PD	4	VCC-PF	
	D2	PF2	1/0	Z	PU/PD	4	VCC-PF	
	D1	PF3	I/O	Z	PU/PD	4	VCC-PF	
	E3	PF4	1/0	z	PU/PD	4	VCC-PF	
55	E2 Hales	PF5 HOCK	I/O Hach	Z IFICE IFICE	PU/PD HOS	4	VCC-RF	
	D3	PF6	1/0	Z	PU/PD	4	VCC-PF	
	F4	VCC-PF	Р	NA	NA	NA	NA	
	GPIOG					,		
	B2	PG0	I/O	Z	PU/PD	4	VCC-PG	
	В3	PG1	I/O	Z	PU/PD	4	VCC-PG	
	A3	PG2	I/O	Z	PU/PD	4	VCC-PG	
	C3	PG3	I/O	Z	PU/PD	4	VCC-PG	

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]
900	A4 ^{4dCr} 4dCr	PG4 KdCF	10 190	Z Holder Holder	PU/PD Wor	14 Hack Hack	VCC-PG (GCC)
•	B4	PG5	1/0	Z	PU/PD	4	VCC-PG
•	B5	PG6	1/0	Z	PU/PD	4	VCC-PG
•	C5	PG7	1/0	Z	PU/PD	4	VCC-PG
•	A6	PG8	1/0	Z	PU/PD	4	VCC-PG
•	В6	PG9	1/0	Z	PU/PD	4	VCC-PG
•	C6	PG10	1/0	Z	PU/PD	4	VCC-PG
•	D4	PG11	1/0	Z	PU/PD	4	VCC-PG
900	D5/48cr /48cr	PG12 160°	No "Age	Z Hace Hace	RAND "POL	Acr Har Har	VCC-PG HOU
	D6	PG13	1/0	Z	PU/PD	4	VCC-PG
	E6	PG14	1/0	Z	PU/PD	4	VCC-PG
	F6	PG15	1/0	Z	PU/PD	4	VCC-PG
	F7	PG16	1/0	Z	PU/PD	4	VCC-PG
	E7	PG17	1/0	Z	PU/PD	4	VCC-PG
	D7	PG18	1/0	Z	PU/PD	4	VCC-PG
	E4	VCC-PG	P	NA	NA	NA	NA
300	System	HACL HACL	Holon Holon	14der 14der	149CL 149CL	Haley Haley Haley	"Agen "Agen
	N3	NMI	I/O, OD	NA	NA	NA	VCC-RTC
	N2	TEST	1	PD	PU/PD	NA	VCC-RTC
	A18	FEL	I	PU	PU/PD	NA	VCC-IO
•	M2	RESET	I, OD	NA	NA	NA	VCC-RTC
•	LRADC						
	B12	LRADC	Al	NA	NA	NA	AVCC
	GPADC						



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]
j?	C13 ^{tdCf} (tdcf)	GPADCO	Al Hace	NA ^{flder}	NA HOOF	NA HOU HOU	AVCC 46CT
	B13	GPADC1	Al	NA	NA	NA	AVCC
	TPADC						
	C12	TP-X1	Al	NA	NA	NA	AVCC
	A11	TP-X2	Al	NA	NA	NA	AVCC
	B11	TP-Y1	Al	NA	NA	NA	AVCC
-	C11	TP-Y2	Al	NA	NA	NA	AVCC
	USB						
3	C7 ₁₁ 801 11801	USB0-DM	ANO NOT	NAGE HEE	War Har	"NA "Har "Har	ACC-10 HPCL
-	B7	USB0-DP	A I/O	NA	NA	NA	VCC-IO
	B8	USB1-DM	A I/O	NA NA	NA	NA	VCC-IO
	A8	USB1-DP	A I/O	NA	NA	NA	VCC-IO
	CVBS IN			4			
	B9	TVIN0	Al	NA	NA	NA	VCC-TVIN
	C9	TVIN1	Al	NA	NA	NA	VCC-TVIN
	E10	TVIN-VRP	Al	NA	NA	NA	VCC-TVIN
S.	F10 Holes	TVIN-VRN	Al Holes	NA HOST	NA: HOST	NA HACL HACL	VCC-TVIN
	D9	VCC-TVIN	Р	NA	NA	NA	NA
_	E9	GND-TVIN	G	NA	NA	NA	NA
	CVBS OUT	CVBS OUT					
	E19	TVOUT0	AO	NA	NA	NA	VCC-TVOUT
	E18	VCC-TVOUT	Р	NA	NA	NA	NA
Ī	HDMI						
	F19	HCEC	I/O	NA	NA	NA	VCC-HDMI



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]
300	F20 ^{tdCr} tdCr	HHPD W	10 1190	NAttack Hack	NA HOU	NA HOUT HOUSE	VCC-HDMK
	G19	HSCL	0	NA	NA	NA	VCC-HDMI
	G18	18 HSDA		NA	NA	NA	VCC-HDMI
	K19	HTX0N	AO	NA	NA	NA	VCC-HDMI
	K18	НТХОР	AO	NA	NA	NA	VCC-HDMI
	J19	HTX1N	AO	NA	NA	NA	VCC-HDMI
	J18	HTX1P	AO	NA	NA	NA	VCC-HDMI
	H20	HTX2N	AO	NA	NA	NA NA	VCC-HDMI
300	H1985 1185	нтх2Р "дог	MO HACE	NA ₁ ACT 11ACT	Mar Har	My "Apr "Apr	ACC-HDWIPOL
	L20	HTXCN	AO	NA	NA NA	NA	VCC-HDMI
	L19	НТХСР	AO	NA NA	NA	NA	VCC-HDMI
	M17	VCC-HDMI	P	NA	NA	NA	NA
	Audio Codec			4			
	D20	MICIN1P	Al	NA	NA	NA	AVCC
	D19	MICIN1N	AI	NA	NA	NA	AVCC
	E15	MICIN2P	AI	NA	NA	NA	AVCC
300	D15 Italian	MICIN2N	Alan Kdch	NA HAGE	NA: HACT	NA HACL HACL	AVCC: HOCK
	D17	MICIN3P	Al	NA	NA	NA	AVCC
	D16	MICIN3N	AI	NA	NA	NA	AVCC
	C17	FMINR	AI	NA	NA	NA	AVCC
Ī	B17	FMINL	Al	NA	NA	NA	AVCC
	C16	LINEINR	AI	NA	NA	NA	AVCC
	B16	LINEINL	AI	NA	NA	NA	AVCC
	C15	LINEOUTLN	AO	NA	NA	NA	AVCC



Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]
B15 ^{dof}	LINEOUTLE	AO HOOF	NAttack Hack	NA HOU	NA HOUT HOUT	AVCC "document
C14	LINEOUTRN	AO	NA	NA	NA	AVCC
B14	LINEOUTRP	AO	NA	NA	NA	AVCC
D13	HPOUTR	AO	NA	NA	NA	HPVCC
F13	HPOUTL	AO	NA	NA	NA	HPVCC
E13	HPOUTFB	Al	NA	NA	NA	HPVCC
D10	HPVCC	Р	NA	NA	NA	NA
A13	HP-DET	Al	NA	NA NA		AVCC
E12/60 11/60	HPLDO HOU	BCL HACL	NA BET HACE	War Har	"NA "Apr "Apr	NAGEL HACE
D12	HPLDOIN	Р	NA	NA	NA	NA
E17	HBIAS	AO	NA NA	NA	NA	VCC-IO
E16	MBIAS	AO	NA	NA	NA	VCC-IO
A17	MIC-DET	Al	NA	NA	NA	AVCC
B19	VRA1	АО	NA	NA	NA	AVCC
B18	VRA2	AO	NA	NA	NA	AVCC
C20	VDD33	Р	NA	NA	NA	NA
C18 Harr	AVCC HOLL	P Holen Holen	NA HAGE	NA: HOET	NA HACL HACL	NA INDER
C19	ALDO	Р	NA	NA	NA	NA
D18	AGND	G	NA	NA	NA	NA
RTC & PLL						
L2	X32KIN	Al	NA	NA	NA	VCC-RTC
L3	X32KOUT	AO	NA	NA	NA	VCC-RTC
K5	VCC-RTC	Р	NA	NA	NA	NA
J5	VCC-PLL	Р	NA	NA	NA	NA



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset State ^[4]	Pull Up/ Down ^[5]	Default Buffer Strength ^[6] (mA)	Power Supply ^[7]
300	DCXQ HACE	Hace Hace	Hack Hack	14 gcr. 14 gcr.	Hace Hace	Hack Hack Hack	Hack Hack
	K1	DXIN	Al	NA	NA	NA	VCC-DCXO
	K2	DXOUT	AO	NA	NA	NA	VCC-DCXO
	J2	REFCLK-OUT	AO	NA	NA	NA	VCC-DCXO
	K4	VCC-DCXO	Р	NA	NA	NA	NA
	Power						
	M7	LDO-IN	Р	NA	NA	NA	NA
	L7	LDOA-OUT	Р	NA	NA	NA	NA
300	N74dcr 4dcr	LDOB-OUT	BCL HACL	NAGOT HOST	MAR HOER	NA HOOT HOOT	NAGET HOET
	G17	VCC-IO	Р	NA	NA	NA	NA
	J4	VCC-EFUSE	Р	NA	NA	NA	NA
	G13, G14, H13, H14, J13, J14	VDD-SYS	P	NA	NA	NA	NA
	G7, G8, H7, H8, H9	VDD-CPU	P	PZ	NA	NA	NA
	G9	VDD-CPUFB	Р	NA	NA	NA	NA
	GND						
	A1, A15, A19, A2, A20, B1, B10, B20, C10, C4, C8, E5, F12, F18, F3, F9, G10, G11, G12, H1, H10, H11, H12, H18, H2, J10, J11, J12, J3, J6, J7, J8, J9, K10, K11, K12, K13, K14, K3, K6, K7, K8, K9, L10, L11,	GND	Redolf Redor	NA HAGE	NA	NA	NA HAGE



	Ball# ^[1]	Pin Name ^[2]	Type ^[3]	Ball Reset Pull U State ^[4] Down		Default Buffer Strength ^[6] (mA)	Power Supply ^[7]	
1,900	L12, L13, L14,	Hych Hych	HOCK HOCK	Hycy Hycy	Hace Hace	Hace Hace Hace	liger liger	
-	L18, L8, L9,			,				
	M10, M11,							
	M12, M13,							
	M14, M3, M5,							
	M8, M9, N11,							
	N12, N13, N14,							
	N15, N18, P11,							
	P12, P13, P7,							
	R10, R18, T13,							
	T5, T7, V12,							
	V15, V17, V2,							
	V3, V4, V6, V9,							
	W1, W17,						-1	
	W20, Y1, Y19,					W W		
14905	Y2, Y20 1665	Hace Hace	Hace Hace	14gcr 14gcr	HACE HACE	"Agen "Agen "Agen	Hage Hager	





4.3 **GPIO Multiplex Function**

The following table provides a description of the D1-H GPIO multiplex function.



For each GPIO, Function0 is input function; Function1 is output function; Function9 to Function13 are reserved.

Table 4-3 GPIO Multiplex Function

?>.	1490,	14gCL 14	CL	ACL HACL HI	CL HOCK	the teper to the terminal to the terminal termin	19CL 149CL 149	EL HACL HAC	is the the	is legge legge	HACL HACL
	Pin Name	GPIO Group	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
	РВО		I/O	PWM3	IR-TX	TWI2-SCK	SPI1-WP/ DBI-TE	UARTO-TX	UART2-TX	OWA-OUT	PB-EINTO
	PB1		I/O	PWM4	I2S2-DOUT3	TWI2-SDA	I2S2-DIN3	UARTO-RX	UART2-RX	IR-RX	PB-EINT1
	PB2		I/O	LCD0-D0	I2S2-DOUT2	TWI0-SDA	I2S2-DIN2	LCD0-D18	UART4-TX		PB-EINT2
	PB3		I/O	LCD0-D1	I2S2-DOUT1	TWI0-SCK	I2S2-DINO	LCD0-D19	UART4-RX		PB-EINT3
	PB4		I/O	LCD0-D8	I2S2-DOUT0	TWI1-SCK	I2S2-DIN1	LCD0-D20	UART5-TX		PB-EINT4
i;	PB5	legel leg	1/0	LCD0-D9	I2S2-BCLK	TWI1-SDA	PWM0	LCD0-D21	UART5-RX	S ACT ACT	PB-EINT5
	PB6	10, 16	1/0	LCD0-D16	I2S2-LRCK	TWI3-SCK	PWM1	LCD0-D22	UART3-TX	CPUBIST0	PB-EINT6
	PB7		I/O	LCD0-D17	I2S2-MCLK	TWI3-SDA	IR-RX	LCD0-D23	UART3-RX	CPUBIST1	PB-EINT7
-	PB8	GPIOB	I/O	DMIC-DATA3	PWM5	TWI2-SCK	SPI1-HOLD/ DBI-DCX/ DBI-WRX	UARTO-TX	UART1-TX		PB-EINT8
	PB9		I/O	DMIC-DATA2	PWM6	TWI2-SDA	SPI1-MISO/ DBI-SDI/ DBI-TE/ DBI-DCX	UARTO-RX	UART1-RX		PB-EINT9
S'	PB10	Hgen H	1/0	DMIC-DATA1	PWM7	TWIO-SCK	SPI1-MOSI/	CLK-FANOUTO	UART1-RTS	z #9 ₆₁ #9 ₆₂	PB-EINT10
	PB11		I/O	DMIC-DATA0	PWM2	TWI0-SDA	SPI1-CLK/ DBI-SCLK	CLK-FANOUT1	UART1-CTS		PB-EINT11
	PB12		I/O	DMIC-CLK	PWM0	OWA-IN	SPI1-CS/ DBI-CSX	CLK-FANOUT2	IR-RX		PB-EINT12
	PC0		I/O	UART2-TX	TWI2-SCK	LEDC-DO					PC-EINTO
	PC1		I/O	UART2-RX	TWI2-SDA						PC-EINT1
	PC2		I/O	SPIO-CLK	SDC2-CLK						PC-EINT2
35	PC3	GPIOC (4)	1/0	SPIO-CSO "	SDC2-CMD	ger Haper Haper	19 ₀₁ 119 ₀₁ 119	3. 49cz 49cz	140°C 140°C	i Hace Hace	PC-EINT3 (1867)
	PC4	drioc	I/O	SPI0-MOSI	SDC2-D2	BOOT-SEL0					PC-EINT4
	PC5		I/O	SPI0-MISO	SDC2-D1	BOOT-SEL1					PC-EINT5
	PC6		I/O	SPIO-WP	SDC2-D0	UART3-TX	TWI3-SCK	DBG-CLK			PC-EINT6
	PC7		I/O	SPI0-HOLD	SDC2-D3	UART3-RX	TWI3-SDA	TCON-TRIG			PC-EINT7
	PD0	CDICD	I/O	LCD0-D2	LVDS0-V0P	DSI-DOP	TWI0-SCK				PD-EINTO
F	PD1	GPIUD	I/O	LCD0-D3	LVDS0-V0N	DSI-D0N	UART2-TX				PD-EINT1
- -	PC7	GPIOD	I/O I/O	SPIO-HOLD	SDC2-D3	UART3-RX	TWI3-SDA TWI0-SCK				



	Pin Name	GPIO Group	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
	PD2		I/O	LCD0-D4	LVDS0-V1P	DSI-D1P	UART2-RX				PD-EINT2
=	PD3		I/O	LCD0-D5	LVDS0-V1N	DSI-D1N	UART2-RTS				PD-EINT3
•	PD4		I/O	LCD0-D6	LVDS0-V2P	DSI-CKP	UART2-CTS				PD-EINT4
=	PD5		I/O	LCD0-D7	LVDS0-V2N	DSI-CKN	UART5-TX				PD-EINT5
	PD6	14gc1 14g	%O	LCD0-D10	LVDS0-CKP	DSI-D2P	UART5-RX	er hafet hafe	E 490E 498	r hycz hycz	PD-EINT6
	PD7		I/O	LCD0-D11	LVDS0-CKN	DSI-D2N	UART4-TX				PD-EINT7
	PD8		I/O	LCD0-D12	LVDS0-V3P	DSI-D3P	UART4-RX				PD-EINT8
	PD9		I/O	LCD0-D13	LVDS0-V3N	DSI-D3N	PWM6				PD-EINT9
	PD10		I/O	LCD0-D14	LVDS1-V0P	SPI1-CS/DBI-CSX	UART3-TX				PD-EINT10
	PD11		I/O	LCD0-D15	LVDS1-V0N	SPI1-CLK/DBI-SCLK	UART3-RX				PD-EINT11
	PD12		I/O	LCD0-D18	LVDS1-V1P	SPI1-MOSI/DBI-SDO	TWI0-SDA				PD-EINT12
•	PD13		I/O	LCD0-D19	LVDS1-V1N	SPI1-MISO/DBI-SDI/ DBI-TE/DBI-DCX	UART3-RTS				PD-EINT13
	PD14	49CL 40	1/0	LCD0-D20	LVDS1-V2P	SPI1-HOLD/DBI-DCX /DBI-WRX	UART3-CTS	El Hgel Hge	i, liga, lig	r "Ager "Ager	PD-EINT14 ^{HdCT}
•	PD15		I/O	LCD0-D21	LVDS1-V2N	SPI1-WP/DBI-TE	IR-RX	16	K		PD-EINT15
•	PD16		I/O	LCD0-D22	LVDS1-CKP	DMIC-DATA3	PWM0	NUG			PD-EINT16
•	PD17		I/O	LCD0-D23	LVDS1-CKN	DMIC-DATA2	PWM1	9-			PD-EINT17
=	PD18		I/O	LCD0-CLK	LVDS1-V3P	DMIC-DATA1	PWM2				PD-EINT18
=	PD19		I/O	LCD0-DE	LVDS1-V3N	DMIC-DATA0	PWM3				PD-EINT19
=	PD20		I/O	LCD0-HSYNC	TWI2-SCK	DMIC-CLK	PWM4				PD-EINT20
	PD21		I/O	LCD0-VSYNC	TWI2-SDA	UART1-TX	PWM5	0		0 0	PD-EINT21
	PD22	49cl 40	1/0	OWA-OUT	IR-RX	UART1-RX	PWM7	2, ligg, ligg	1, 1690, 1690	y, leggy, leggy	PD-EINT22
•	PE0		I/O	NCSIO-HSYNC	UART2-RTS	TWI1-SCK	LCD0-HSYNC			RGMII-RXCTRL /RMII-CRS-DV	PE-EINTO
-	PE1		I/O	NCSIO-VSYNC	UART2-CTS	TWI1-SDA	LCD0-VSYNC			RGMII-RXD0/ RMII-RXD0	PE-EINT1
-	PE2		I/O	NCSIO-PCLK	UART2-TX	TWI0-SCK	CLK-FANOUT0	UARTO-TX		RGMII-RXD1/ RMII-RXD1	PE-EINT2
•	PE3		I/O	NCSIO-MCLK	UART2-RX	TWI0-SDA	CLK-FANOUT1	UARTO-RX		RGMII-TXCK/ RMII-TXCK	PE-EINT3
	PE4	GPIOE	% ₩0	NCSIO-DO	UART4-TX	TWI2-SCK	CLK-FANOUT2	O-JTAG-MS	R-JTAG-MS	RGMII-TXD0/ RMII-TXD0	PE-EINT4
	PE5		1/0	NCSI0-D1	UART4-RX	TWI2-SDA	LEDC-DO	D-JTAG-DI	R-JTAG-DI	RGMII-TXD1/ RMII-TXD1	PE-EINT5
	PE6		1/0	NCSI0-D2	UART5-TX	TWI3-SCK	OWA-IN	D-JTAG-DO	R-JTAG-DO	RGMII-TXCTRL /RMII-TXEN	PE-EINT6
	PE7		I/O	NCSI0-D3	UART5-RX	TWI3-SDA	OWA-OUT	D-JTAG-CK	R-JTAG-CK	RGMII-CLKIN/ RMII-RXER	PE-EINT7
	PE8		I/O	NCSI0-D4	UART1-RTS	PWM2	UART3-TX			MDC	PE-EINT8
	PE9		I/O	NCSIO-D5	UART1-CTS	PWM3	UART3-RX			MDIO	PE-EINT9



	Pin Name	GPIO Group	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
	PE10		I/O	NCSIO-D6	UART1-TX	PWM4	IR-RX			EPHY-25M	PE-EINT10
Ī	PE11		I/O	NCSI0-D7	UART1-RX	I2SO-DOUT3	I2SO-DIN3			RGMII-TXD2	PE-EINT11
Ī	Name Group PE10 FE11 PE12 FE13 PE14 FE15 PE16 FE17 PF0 FF1 PF2 FF3 PF4 FF5 PF6 FF6 PG1 FF6 PG2 FF6 PG4 FF6 PG5 FF6 PG6 FF6		I/O	TWI2-SCK	NCSIO-FIELD	I2SO-DOUT2	I2SO-DIN2			RGMII-TXD3	PE-EINT12
	PE13		I/O	TWI2-SDA	PWM5	I2SO-DOUTO	12S0-DIN1	DMIC-DATA3		RGMII-RXD2	PE-EINT13
T;	PE14	149CL 146	⁷ √0	TWI1-SCK	D-JTAG-MS	J2SO-DOUT1	I2SO-DINO	DMIC-DATA2	1 14 gc. 14 gc.	RGMII-RXD3	PE-EINT14
Ī			1/0	TWI1-SDA	D-JTAG-DI	PWM6	I2SO-LRCK	DMIC-DATA1		RGMII-RXCK	PE-EINT15
Ī	PE16		I/O	TWI3-SCK	D-JTAG-DO	PWM7	I2SO-BCLK	DMIC-DATA0			PE-EINT16
Ī	PE17		I/O	TWI3-SDA	D-JTAG-CK	IR-TX	I2SO-MCLK	DMIC-CLK			PE-EINT17
	PF0		I/O	SDC0-D1		R-JTAG-MS	I2S2-DOUT1	I2S2-DINO			PF-EINTO
Ī	PF1		I/O	SDC0-D0		R-JTAG-DI	I2S2-DOUT0	I2S2-DIN1			PF-EINT1
Ē	PF2		I/O	SDC0-CLK	UARTO-TX	TWI0-SCK	LEDC-DO	OWA-IN			PF-EINT2
Ē	PF3	GPIOF	I/O	SDC0-CMD		R-JTAG-DO	I2S2-BCLK				PF-EINT3
is i	PF4	,cr	I/O	SDC0-D3	UARTO-RX	TWI0-SDA	PWM6	IR-TX	7 , 30s , 31	S 365 365	PF-EINT4
_	PF5	1400 140	1/0	SDC0-D2	10 1	R-JTAG-CK	I2S2-LRCK	110, 110	100 110	160 1100	PF-EINT5
=	PF6		I/O		OWA-OUT	IR-RX	I2S2-MCLK	PWM5	K		PF-EINT6
-	PG0		I/O	SDC1-CLK	UART3-TX	RGMII-RXCTRL/ RMII-CRS-DV	PWM7	Ne			PG-EINTO
-	PG1		I/O	SDC1-CMD	UART3-RX	RGMII-RXD0/ RMII-RXD0	PWM6				PG-EINT1
-	PG2		1/0	SDC1-D0	UART3-RTS	RGMII-RXD1/ RMII-RXD1	UART4-TX				PG-EINT2
3	75/		I/O	SDC1-D1	UART3-CTS	RGMII-TXCK/ RMII-TXCK	UART4-RX	S 485 45		S	PG-EINT3
-	`	110 11	1/0	SDC1-D2	UART5-TX	RGMII-TXD0/ RMII-TXD0	PWM5	110 110	110 110	110 110	PG-EINT4
-	PG5		I/O	SDC1-D3	UART5-RX	RGMII-TXD1/ RMII-TXD1	PWM4				PG-EINT5
_	PG6		I/O	UART1-TX	TWI2-SCK	RGMII-TXD2	PWM1				PG-EINT6
	PG7	GPIOG	I/O	UART1-RX	TWI2-SDA	RGMII-TXD3	OWA-IN				PG-EINT7
	PG8		I/O	UART1-RTS	TWI1-SCK	RGMII-RXD2	UART3-TX				PG-EINT8
	PG9		I/O	UART1-CTS	TWI1-SDA	RGMII-RXD3	UART3-RX				PG-EINT9
<	PG10	0	I/O	PWM3	TWI3-SCK	RGMII-RXCK	CLK-FANOUTO	IR-RX			PG-EINT10
3	PG11	49C, 40	1/0	I2S1-MCLK	TWI3-SDA	EPHY-25M	CLK-FANOUT1	TCON-TRIG	j 4902 49	r lipe, lipe,	PG-EINT11
	PG12		I/O	I2S1-LRCK	TWI0-SCK	RGMII-TXCTRL/ RMII-TXEN	CLK-FANOUT2	PWM0	UART1-TX		PG-EINT12
-	PG13		1/0	I2S1-BCLK	TWI0-SDA	RGMII-CLKIN/ RMII-RXER	PWM2	LEDC-DO	UART1-RX		PG-EINT13
	PG14		I/O	I2S1-DIN0	TWI2-SCK	MDC	I2S1-DOUT1	SPIO-WP	UART1-RTS		PG-EINT14
Ī	PG15		I/O	I2S1-DOUT0	TWI2-SDA	MDIO	I2S1-DIN1	SPIO-HOLD	UART1-CTS		PG-EINT15
	PG16		I/O	IR-RX	TCON-TRIG	PWM5	CLK-FANOUT2	OWA-IN	LEDC-DO		PG-EINT16



Pin Name	GPIO Group	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
PG17		I/O	UART2-TX	TWI3-SCK	PWM7	CLK-FANOUTO	IR-TX	UARTO-TX		PG-EINT17
PG18		I/O	UART2-RX	TWI3-SDA	PWM6	CLK-FANOUT1	OWA-OUT	UARTO-RX		PG-EINT18





Detailed Signal Description

Table 4-4 shows the detailed function description of every signal based on the different interface.

[1] Signal Name: The name of every signal.

[2].Description: The detailed function description of every signal.

[3].Type: Denotes the signal direction:

I (Input),

O (Output),

I/O (Input/Output),

OD (Open-Drain),

A (Analog),

AI (Analog Input),

AO (Analog Output),

A I/O (Analog Input/Output),

P (Power),

G (Ground)

Table 4-4 Detailed Signal Description

Signal Name ^[1]	Description ^[2]	Type ^[3]
DRAM		
SA[15:0]	DRAM Address Signal to the Memory Device	0
SBA[2:0]	DRAM Bank Address Signal to the Memory Device	0
SCKE[1:0]	DRAM Clock Enable Signal to the Memory Device	0
SCKN 1600 1600	DRAM Active-Low Clock Signal to the Memory Device	0 Hgg, Hgg, Hgg,
SCKP	DRAM Active-High Clock Signal to the Memory Device	0
SCS[1:0]	DRAM Chip Select Signal to the Memory Device	0
SDQ[15:0]	DRAM Bidirectional Data line to the Memory Device	1/0
SDQM[1:0]	DRAM Data Mask Signal to the Memory Device	0
SDQS[1:0]N	DRAM Active-Low Bidirectional Data Strobes to the Memory Device	1/0
SDQS[1:0]P	DRAM Active-High Bidirectional Data Strobes to the	1/0



Signal Name ^[1]	Description ^[2]	Type ^[3]
2, 2, 2,	Memory Device	S. S. S.
SODT[1:0]	DRAM On-Die Termination Output Signal	0 40, 40, 40,
SCAS	DRAM Column Address Strobe	0
SRAS	DRAM Row Address Strobe	0
SRST	DRAM Reset Signal to the Memory Device	0
SVREF	DRAM Reference Voltage	Р
SWE	DRAM Write Enable	0
SZQ	DRAM External Reference Resistor for Impedance Calibration	Al
VCG-DRAM	DRAM Power Supply	P HOLL HALL HALL
VDD18-DRAM	Power Supply for DRAM Controller	P
System Control	- 1/1/4	
BOOT-SEL[1:0]	Boot Media Select	1
RESET	Reset Signal (low active)	I, OD
NMI	Non-maskable Interrupt	I/O, OD
TEST	Test Signal	I
FEEL HOCK HACK	Boot Select Jump to the Try Media Boot process when FEL is high level, or else enter into the mandatory upgrade process. For more details, see section 3.3 "BROM System" in the D1-H_User_Manual.	1 48cc 48cc 48cc
Clock		
X32KIN	Clock Input of 32.768 kHz Crystal	Al
X32KOUT	Clock Output of 32.768 kHz Crystal	AO
VCC-RTC	RTC Power	Р
VCC-PLL	PLL Power Supply	Р

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved

54. 1364. (s



Signal Name ^[1]	Description ^[2]	Type ^[3]
DCXO "PC" "PC"	"APEL HOEL HOEL HOEL HOEL HOEL HOEL HOEL	#dcr #dcr #dcr
REFCLK-OUT	Digital Compensated Crystal Oscillator Clock Fanout	AO
DXIN	Digital Compensated Crystal Oscillator Input	Al
DXOUT	Digital Compensated Crystal Oscillator Output	AO
VCC-DCXO	Digital Compensated Crystal Oscillator Power	Р
USB		1
USB0-DM	USB DRD Data Signal DM	A I/O
USB0-DP	USB DRD Data Signal DP	A I/O
USB1-DM	USB HOST Data Signal DM	A I/O
USB1-DP	USB HOST Data Signal DP	A 1/0
GPADC		
GPADC0	General Purpose ADC Input Channel 0	Al
GPADC1	General Purpose ADC Input Channel 1	Al
TPADC		
TP-X1	Touch Panel X1 Input	Al
TP-X2	Touch Panel X2 Input	Al
TP-Y1	Touch Panel Y1 Input	Al
TP-Y2 Heler Heler	Touch Panel V2 Input der Harr Harr Harr Harr	Alface Hace Hace
LRADC		1
LRADC	Low Rate ADC	Al
номі	•	•
HCEC	HDMI Consumer Electronics Control	1/0
HHPD	HDMI Hot Plug Detection Signal	1/0
HSCL	HDMI Serial Clock	0



Signal Name ^[1]	Description ^[2]	Type ^[3]
HSDA HOET HOET	HDMI Serial Data	1/0 4861 4861
HTXON	HDMI Negative TMDS Differential Line Driver Data0 Output	AO
НТХОР	HDMI Positive TMDS Differential Line Driver Data0 Output	AO
HTX1N	HDMI Negative TMDS Differential Line Driver Data1 Output	AO
HTX1P	HDMI Positive TMDS Differential Line Driver Data1 Output	AO
HTX2N	HDMI Negative TMDS Differential Line Driver Data2 Output	AO
HTX2P	HDMI Positive TMDS Differential Line Driver Data2 Output	AO Hebr Hour
HTXCN	HDMI Negative TMDS Differential Line Driver Clock Output	AO
НТХСР	HDMI Positive TMDS Differential Line Driver Clock Output	АО
VCC-HDMI	HDMI Power	Р
CVBS OUT		
TVOUT0	TV CVBS Output	AO
VCC-TVOUT	TV CVBS DAC Power	P
CVBS IN	14 14 14 14 14 14 14 14 14 14 14 14 14 1	16g, 16g, 16g,
TVIN0	TV CVBS Input 0	AI
TVIN1	TV CVBS Input 1	Al
TVIN-VRP	TV CVBS ADC Positive Reference Voltage	Р
TVIN-VRN	TV CVBS ADC Negative Reference Voltage	Р
VCC-TVIN	TV CVBS ADC Power	Р
AUDIO CODEC	1	1

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.

18der 18de



Signal Name ^[1]	Description ^[2]	Type ^[3]
LINEOUTLN	Lineout Left Channel Negative Differential Output	AO HOE HOE
LINEOUTLP	Lineout Left Channel Positive Differential Output	AO
LINEOUTRN	Lineout Right Channel Negative Differential Output	AO
LINEOUTRP	Lineout Right Channel Positive Differential Output	AO
HPOUTR	Headphone Right Output	AO
HPOUTL	Headphone Light Output	AO
HPOUTFB	Pseudo Differential Headphone Ground Reference	AI
HPVCC	Headphone Power 1.8 V	P
MICIN1P	Microphone Differential Positive Input 1	Al
MICIN1N	Microphone Differential Negative Input 1	Al House House
MICIN2P	Microphone Differential Positive Input 2	Al
MICIN2N	Microphone Differential Negative Input 2	Al
MICIN3P	Microphone Differential Positive Input 3	Al
MICIN3N	Microphone Differential Negative Input 3	Al
FMINR	FMIN Right Input	Al
FMINL	FMIN Left Input	Al
LINEINR	LINEIN Right Single-End Input	AI
HINEINL HOLD HOLD IN	LINEIN Left Single-End Input (b) (b) (b) (b)	Althou Hace Hace
HP-DET	Headphone Jack Detect	AI
HPLDO	Headphone LDO 1.8 V (bonding with HPVCC)	Р
HPLDOIN	Headphone LDO Input 3.3 V	Р
VDD33	Analog Power 3.3 V	Р
ALDO	Analog Power 1.8 V (bonding with AVCC)	Р
HBIAS	Second Bias Voltage Output for Headset Microphone	AO

HOCK HOCK

40°C 40°C

`

, ", 9cv ", 9cv



Signal Name ^[1]	Description ^[2]	Type ^[3]
MBIAS	First Bias Voltage Output for Main Microphone	AO HOET HOET HOET
MIC-DET	Headphone MIC Detect	AI
VRA1	Internal Reference Voltage	AO
VRA2	Internal Reference Voltage	AO
AVCC	Power Supply for Analog Part	Р
AGND	Analog Ground	G
LCD		
LCD0-D[23:0]	LCD Data Output	0
LCD0-CLK	LCD Clock The pixel data are synchronized by this clock	O Hope Hope Hope
LCD0-VSYNC	LCD Vertical Sync It indicates one new frame	0
LCD0-HSYNC	LCD Horizontal Sync It indicates one new scan line	0
LCD0-DE	LCD Data Output Enable	0
TCON-TRIG	LCD Sync (TCON outputs to LCD for sync)	0
LVDS		
LVDS0-CKP	LVDS0 Positive Port of Clock	0
LVDS0-CKN	LVDSO Negative Port of Clock	0 100 1100 1100
LVDS0-V[3:0]P	LVDS0 Positive Port of Data Channel [3:0]	0
LVDS0-V[3:0]N	LVDSO Negative Port of Data Channel [3:0]	0
LVDS1-CKP	LVDS1 Positive Port of Clock	0
LVDS1-CKN	LVDS1 Negative Port of Clock	0
LVDS1-V[3:0]P	LVDS1 Positive Port of Data Channel [3:0]	0
LVDS1-V[3:0]N	LVDS1 Negative Port of Data Channel [3:0]	0

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved

S 14861 14861



Signal Name ^[1]	Description ^[2]	Type ^[3]
DSI "APOL "APOL "A	et "Ape "Ape "Ape "Ape "Ape "Ape	"1961 "1961 "1961
DSI-D[3:0]P	DSI Differential Data [3:0] Positive Signal	0
DSI-D[3:0]N	DSI Differential Data [3:0] Negative Signal	0
DSI-CKP	DSI Differential Clock Positive Signal	0
DSI-CKN	DSI Differential Clock Negative Signal	0
Parallel CSI		
NCSIO-PCLK	Parallel CSI Pixel Clock	Ι
NCSIO-MCLK	Parallel CSI Master Clock	0
NCSIO-HSYNC	Parallel CSI Horizontal Synchronous	1
NCSIO-VSYNC	Parallel CSI Vertical Synchronous	1 40 400 1400
NCSI0-D[7:0]	Parallel CSI Data Bit	-
NCSIO-FIELD	Parallel CSI Field Index	1
SMHC		
SDC0-CMD	Command Signal for SD Card	I/O, OD
SDC0-CLK	Clock for SD Card	0
SDC0-D[3:0]	Data Input and Output for SD Card	1/0
SDC1-CMD	Command Signal for SDIO WIFI	I/O, OD
SDC1-CLK	Clock for SDIO WIFI (dol) (dol) (dol) (dol)	0 Hgc, Hgc, Hgc
SDC1-D[3:0]	Data Input and Output for SDIO WIFI	1/0
SDC2-CMD	Command Signal for eMMC	I/O, OD
SDC2-CLK	Clock for eMMC	0
SDC2-D[3:0]	Data Input and Output for eMMC	I/O
I2S/PCM		
I2SO-MCLK	I2SO Master Clock	0

ligg,

16der 16der

1400



Signal Name ^[1]	Description ^[2]	Type ^[3]
I2SQ-LRCK	12SO/PCM0 Sample Rate Clock/Sync	1/0
I2SO-BCLK	I2SO/PCM0 Bit Rate Clock	1/0
12S0-DOUT[3:0]	I2SO/PCM0 Serial Data Output Channel [3:0]	0
12S0-DIN[3:0]	I2SO/PCM0 Serial Data Input Channel [3:0]	Ι
I2S1-MCLK	I2S1 Master Clock	0
I2S1-LRCK	I2S1/PCM1 Sample Rate Clock/Sync	1/0
I2S1-BCLK	I2S1/PCM1 Bit Rate Clock	1/0
I2S1-DOUT[1:0]	I2S1/PCM1 Serial Data Output Channel [1:0]	0
I2S1-DIN[1:0]	I2S1/PCM1 Serial Data Input Channel [1:0]	
12S2-MCLK	I2S2 Master Clock	0 490 490 490
I2S2-LRCK	I2S2/PCM2 Sample Rate Clock/Sync	1/0
I2S2-BCLK	I2S2/PCM2 Bit Rate Clock	1/0
12S2-DOUT[3:0]	12S2/PCM2 Serial Data Output Channel [3:0]	0
12S2-DIN[3:0]	I2S2/PCM2 Serial Data Input Channel [3:0]	I
DMIC		
DMIC-CLK	Digital Microphone Clock Output	0
DMIC-DATA[3:0]	Digital Microphone Data Input	I
EMAC HOUT HOUT HO	HELL HACL HACL HACL HACL HACL HACL	Hapey Hapey Hapey
RGMII-RXD3	RGMII Receive Data3	Ι
RGMII-RXD2	RGMII Receive Data2	Ι
RGMII-RXD1/RMII-RXD1	RGMII/RMII Receive Data1	Ι
RGMII-RXD0/RMII-RXD0	RGMII/RMII Receive Data0	Ι
RGMII-RXCK	RGMII Receive Clock	Ι
RGMII-RXCTRL/ RMII-CRS-DV	RGMII Receive Control/RMII Carrier Sense Receive Data Valid	I

 ${\tt Copyright@Allwinner~Technology~Co., Ltd.~All~Rights~Reserved.}$

1580 15



Signal Name ^[1]	Description ^[2]	Type ^[3]
RGMII-CLKIN/RMII-RXER	RGMII Transmit Clock from External/RMII Receive Error	1
RGMII-TXD3	RGMII Transmit Data3	0
RGMII-TXD2	RGMII Transmit Data2	0
RGMII-TXD1/RMII-TXD1	RGMII/RMII Transmit Data1	0
RGMII-TXD0/RMII-TXD0	RGMII/RMII Transmit Data0	0
RGMII-TXCK/RMII-TXCK	RGMII/RMII Transmit Clock For RGMII, IO type is output; For RMII, IO type is input	1/0
RGMII-TXCTRL/ RMII-TXEN	RGMII Transmit Control/RMII Transmit Enable	O Halar Halar
MDIO	RGMII/RMII Management Data Input/Output	1/0
EPHY-25M	25 MHz Output for EMAC PHY	0
OWA		
OWA-IN	One Wire Audio Input	I
OWA-OUT	One Wire Audio Output	0
LEDC		
LEDC-DO	Intelligent Control LED Signal Output	0
Interrupt	18, 19, 18, 19, 19, 18, 18,	1400 1400 1400
PB-EINT[12:0]	GPIO B Interrupt	I
PC-EINT[7:0]	GPIO C Interrupt	I
PD-EINT[22:0]	GPIO D Interrupt	I
PE-EINT[17:0]	GPIO E Interrupt	I
PF-EINT[6:0]	GPIO F Interrupt	1
PG-EINT[18:0]	GPIO G Interrupt	I

 ${\tt Copyright@Allwinner~Technology~Co., Ltd.~All~Rights~Reserved.}$

12631



Signal Name ^[1]	Description ^[2]	Type ^[3]
CIR Receiver	er 49cr 49cr 49cr 49cr 49cr 49cr 49cr	,4dE ,4dE ,4dE
IR-RX	Consumer Infrared Receiver	1
CIR Transmitter		
IR-TX	Consumer Infrared Transmitter	0
PWM		
PWM[7:0]	Pulse Width Modulation Output Channel [7:0]	1/0
SPI&SPI_DBI		
SPIO-CS	SPIO Chip Select Signal, Low Active	1/0
SPIQ-CLK	SPIO Clock Signal Provides serial interface timing.	NOW HOLL HOLL
SPI0-MOSI	SPI0 Master Data Out, Slave Data In	1/0
SPI0-MISO	SPIO Master Data In, Slave Data Out	1/0
SPIO-WP	SPIO Write Protect, Low Active Protects the memory area against all program or erase instructions. It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	1/0
SPIO-HOLDON HOOR	SPIO Hold Signal Pauses any serial communication with the device without deselecting or resetting it. It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	1/0 _{1/0} 65 1665 1665
SPI1-CS	SPI1 Chip Select Signal, Low Active	I/O
SPI1-CLK	SPI1 Clock Signal Provides serial interface timing.	1/0
SPI1-MOSI	SPI1 Master Data Out, Slave Data In	1/0
SPI1-MISO	SPI1 Master Data In, Slave Data Out	1/0
SPI1-WP	SPI1 Write Protect, Low Active	1/0

5s. (**.**tt

HOCK .



Signal Name ^[1]	Description ^[2]	Type ^[3]
49c1 49c1 49c1 46	Protects the memory area against all program or erase instructions. It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	4961 4961 4961
SPI1-HOLD	SPI1 Hold Signal Pauses any serial communication with the device without resetting it. It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	1/0
DBI-CSX	Chip Select Signal, Low Active	1/0
DBI-SCLK	Serial Clock Signal	1/0
DBI-SDO	Data Output Signal	1/0
DBI-SDI	Data Input Signal The data is sampled on the rising edge and the falling edge	1/0
DBI-TE	Tearing Effect Input It is used to capture the external TE signal edge. The rising and falling edge is configurable.	1/0
DBI-DCX	DCX pin is the select output signal of data and command. DCX = 0: register command; DCX = 1: data or parameter.	1/0
DBI-WRX	When DBI operates in dual data lane format, the RGB666 format 2 can use WRX to transfer data	1/0" """ """ """
UART		
UARTO-TX	UARTO Data Transmit	0
UARTO-RX	UARTO Data Receive	I
UART1-TX	UART1 Data Transmit	0
UART1-RX	UART1 Data Receive	I
UART1-CTS	UART1 Data Clear to Send	I

 ${\tt Copyright@Allwinner~Technology~Co., Ltd.~All~Rights~Reserved.}$

ch "gch

14961

50%



Signal Name ^[1]	Description ^[2]	Type ^[3]
UART1-RTS	UART1 Data Request to Send	0 465 465 465
UART2-TX	UART2 Data Transmit	0
UART2-RX	UART2 Data Receive	I
UART2-CTS	UART2 Data Clear to Send	I
UART2-RTS	UART2 Data Request to Send	0
UART3-TX	UART3 Data Transmit	0
UART3-RX	UART3 Data Receive	
UART3-CTS	UART3 Data Clear to Send	
UART3-RTS	UART3 Data Request to Send	0
UART4-TX	UART4 Data Transmit	0 40 400
UART4-RX	UART4 Data Receive	Ι
UART5-TX	UART5 Data Transmit	0
UART5-RX	UART5 Data Receive	I
TWI		
TWI0-SCK	TWIO Serial Clock Signal	1/0
TWI0-SDA	TWI0 Serial Data Signal	1/0
TWI1-SCK	TWI1 Serial Clock Signal	1/0
TWI1-SDA	TWI1 Serial Data Signal (40th 40th 40th 40th 40th	1/0/gcr 4/gcr 4/gcr
TWI2-SCK	TWI2 Serial Clock Signal	1/0
TWI2-SDA	TWI2 Serial Data Signal	1/0
TWI3-SCK	TWI3 Serial Clock Signal	1/0
TWI3-SDA	TWI3 Serial Data Signal	1/0
JTAG		
D-JTAG-MS	DSP JTAG Mode Select	I



Signal Name ^[1]	Description ^[2]	Type ^[3]
D-JTAG-CK	DSP JTAG Clock Signal	1 465 465 465
D-JTAG-DO	DSP JTAG Data Output	0
D-JTAG-DI	DSP JTAG Data Input	1
R-JTAG-MS	RISC-V JTAG Mode Select	1
R-JTAG-CK	RISC-V JTAG Clock Signal	1
R-JTAG-DO	RISC-V JTAG Data Output	0
R-JTAG-DI	RISC-V JTAG Data Input	1





5 **Electrical Characteristics**

5.1 Parameter Conditions &













5.1.1 **Minimum and Maximum Values**

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage, and frequencies by tests in production on 100% of the devices with ambient temperature at Ta = 25 °C and Ta = Ta max.

Data based on characterization results, design simulation, and/or technology characteristics are indicated in the table footnotes and are not tested in production.

5.1.2 **Typical Values**

Unless otherwise specified, the typical data are based on Ta = 25 °C. They are given only as design guidelines.



5.1.3 **Temperature Definitions**

- Ambient Temperature— the temperature of the surrounding environment.
- Junction Temperature— the hottest temperature of the silicon chip inside the package.
- Absolute Maximum Junction Temperature— the temperature beyond which damage occurs to the device. The device may not function or meet expected performance at this temperature.
- Recommended Operating Temperature— the junction temperature at which the device operates continuously at the designated performance over the designed lifetime. The reliability of the device may be degraded if the device operates above this temperature. Some devices will not function electrically above this temperature.

5.2 **Absolute Maximum Ratings**

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Table 5-1 specifies the absolute maximum ratings.



Stresses beyond those listed under Table 5-1 may affect reliability or cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Section 5.3, Recommended Operating Conditions, is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.





























































Table 5-1 Absolute Maximum Ratings

14900	149CL
160	160

Symbol	Parameter	Min ⁽¹⁾	Max ⁽¹⁾	Unit
AVCC	Power Supply for Analog Part	-0.3	твр	, A
HPVCC	Headphone Power	-0.3	TBD	V
VCC-PC	Digital GPIO C Power	-0.3	3.96	V
VCC-PD	Digital GPIO D Power	-0.3	3.96	V
VCC-PE	Digital GPIO E Power	-0.3	3.96	V
VCC-PF	Digital GPIO F Power	-0.3	3.96	V
VCC-PG	Digital GPIO G Power	-0.3	3.96	V
VCC-IO	Power Supply for 3.3 V Digital Part	-0.3	3.96	V
VCC-RTC 40CT	Rower Supply for RTC 400 400 400 400	40.3 Hack	TBO	KALL HOCK
VCC-PLL	Power Supply for System PLL	-0.3	TBD	V
VCC-LVDS	Power Supply for LVDS	-0.3	TBD	V
VCC-TVIN	Power Supply for CVBS IN	-0.3	TBD	V
VCC-TVOUT	Power Supply for CVBS OUT	-0.3	TBD	V
VCC-HDMI	Power Supply for HDMI	-0.3	TBD	V
VCC-DRAM	Power Supply for DRAM IO and DDR2/DDR3	-0.3	TBD	V
VDD18-DRAM	Power Supply for DRAM Controller	-0.3	TBD	V
VCC-EFUSE	Power Supply for EFUSE Program Mode	-0.3	TBD	tyle tyler
VCC-DCXO	Power Supply for DCXO	-0.3	TBD	V
VDD-CPU	Power Supply for CPU	-0.3	TBD	V
VDD-SYS	Power Supply for System	-0.3	TBD	V
LDO-IN	Internal LDOA/B Input Voltage	-0.3	3.96	V
LDOA-OUT	Internal LDOA Output Voltage for Analog Device and IO	-0.3	2.16	V
LDOB-OUT	Internal LDOB Output Voltage for VCC-DRAM	-0.3	2.16	V



Symbol	Parameter	Min ⁽¹⁾	Max ⁽¹⁾	Unit	
T _{STG}	Storage Temperat	Storage Temperature			°C , 1640°
Тј	Working Junction	Working Junction Temperature			°C
V _{ESD}	Electrostatic Discharge ⁽²⁾	Human Body Model(HBM) ⁽³⁾	-2000	2000	V
V ESD		Charged Device Model(CDM) ⁽⁴⁾	-250	250	V
1	Latch-up I-test per on each IO pin ⁽⁵⁾	atch-up I-test performance current-pulse injection on each IO pin ⁽⁵⁾			
I _{Latch-up}	Latch-up over-volt on each IO pin ⁽⁶⁾	TBD			

- (1) The min/max voltages of power rails are guaranteed by design, not tested in production.
- (2) Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by electrostatic discharges into the devices.
- (3) Level listed above is the passing level per ESDA/JEDEC JS-001-2017.
- (4) Level listed above is the passing level per ESDA/JEDEC JS-002-2018.
- (5) Based on JESD78E; each device is tested with IO pin injection of ±200 mA at room temperature.
- (6) Based on JESD78E; each device is tested with a stress voltage of 1.5 x Vddmax at room temperature.

5.3 Recommended Operating Conditions

Table 5-2 describes operating conditions of the D1-H.



Logic functions and parameter values are not assured out of the range specified in the recommended operating conditions.

Table 5-2 Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
Та	Ambient Operating Temperature (when VCC-DRAM uses external power)	-25	-	85	°C
Id	Ambient Operating Temperature (when VCC-DRAM uses internal LDO)	-25	-	85	°C



	Symbol	Parameter	Min	Тур	Max	Unit
,	Tj	Working Junction Temperature Range	-20 .48 ^C	er _H der	TBD(1)	c°C Meden
	AVCC	Power Supply for Analog Part	1.782	1.8	1.818	V
	HPVCC	Headphone Power	1.782	1.8	1.818	V
		Digital GPIO C Power				
	VCC-PC	1.8 V voltage	1.62	1.8	1.98	V
		3.3 V voltage	2.97	3.3	3.63	
		Digital GPIO D Power				
	VCC-PD	1.8 V voltage	1.62	1.8	1.98	V
		3.3 V voltage	2.97	3.3	3.63	
		Digital GPIO E Power			I WK	
	VCC-PE	1.8 V voltage 486 486 486 486 486	1.62	1.8 480	1.98	A Hager
		2.8 V voltage	2.52	2.8	3.08	V
		3.3 V voltage	2.97	3.3	3.63	
		Digital GPIO F Power				
	VCC-PF	1.8 V voltage	1.62	1.8	1.98	
		3.3 V voltage	2.97	3.3	3.63	
		Digital GPIO G Power				
	VCC-PG	1.8 V voltage	1.62	1.8	1.98	V
		3.3 V voltage	2.97	3.3	3.63	
	VCC-10 70	Power Supply for Digital Part	2.07	3.3 _{sc}	3.63	V.
	160-10 169C.	3.3 V voltage half half half half	2.97	63.3 _{Hdor}	1400	Sc. 149CL.
	VCC-RTC	Power Supply for RTC	TBD	1.8	TBD	V
	VCC-PLL	Power Supply for System PLL	TBD	1.8	TBD	V
	VCC-LVDS	Power Supply for LVDS	TBD	1.8	TBD	V
	VCC-TVIN	Power Supply for CVBS IN	TBD	1.8	TBD	V
	VCC-TVOUT	Power Supply for CVBS OUT	TBD	3.3	TBD	V
	VCC-HDMI	Power Supply for HDMI	TBD	1.8	TBD	V

Hych Hych

14dcr 14dcr

180

r "egcr



Symbol	Parameter	Min	Тур	Max	Unit
VCC-DRAM	Power Supply for DRAM IO and DDR2	1.7	1.8	1.9	in the second
VCC-DRAW	Power Supply for DRAM IO and DDR3	1.425	1.5	1.575	V
VDD18-DRAM	Power Supply for DRAM Controller	1.7	1.8	1.95	V
VCC-EFUSE	Power Supply for EFUSE Program Mode	TBD	1.8	TBD	V
VCC-DCXO	Power Supply for DCXO	TBD	1.8	TBD	V
VDD-CPU	Power Supply for CPU	TBD	0.9 ⁽²⁾	TBD	V
VDD-SYS	Power Supply for System	TBD	0.9	TBD	V
LDO-IN	Internal LDOA/B Input Voltage	2.4	3.3	3.6	V
LDOA-OUT	Internal LDOA Output Voltage for Analog Device and IO	1.782	1.8 teleft	1.818	N HACL
LDOB-OUT	Internal LDOB Output Voltage for VCC-DRAM	1.31 1.455 1.746	1.35 ⁽³⁾ 1.5 1.8	1.39 1.545 1.854	V

- (1). The chip junction temperature in normal working condition should be less than or equal to the maximum junction temperature in Table 5-2.
- (2). The voltage and frequency are related. For more details on voltage requirements, see the CPU_AP_Note.pdf.
- (3). The default voltage of LDOB-OUT is 1.35 V.

5.4 Power Consumption Parameters

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in the following table.



Since the data presented in the following table is based on empirical measurements on small sample size, the results presented are not guaranteed.



Table 5-3 Power Consumption Parameters

Parameter	Sub Parameter	Power Supply	Condition Har Har	Typ (del)	Max	Unit
Internal	CPU	VDD-CPU	1.0 V,@1.5 GHz, 2 memtester	-	TBD	mA
Core Power	SYS	VDD-SYS	0.9 V	-	TBD	mA
-		VCC-IO	For GPIO, voltage 3.3 V, N=13	-	78	mA
		VCC-PC	For GPIO, voltage 3.3 V, N=8		48	mA
GDIO Dower		VCC-PD	For GPIO, voltage 3.3 V, N=23	-	138	mA
GPIO Power		VCC-PE	For GPIO, voltage 3.3 V, N=18	-	108	mA
		VCC-PF	For GPIO, voltage 3.3 V, N=7		42	mA
Helen Helen	, 14gcr	VCC-PG	For GPIO, voltage 3.3 V, N=19	doll "don	114	mA MONT
Memory I/O	Power	VCC-DRAM	DDR3, 792 MHz, 1.5 V, 2 memtester	Ne	TBD	mA
LVDS Power		VCC-LVDS	1.8 V, 700 MHz dual link	-	50	mA
HDMI Power		VCC-HDMI	1.8 V, 4K@30fps		35	mA
24 MHz Oscillator	Crystal	VCC-PLL	1.8 V	-	2	mA
RTC Power		VCC-RTC	1.8 V	-	0.01	mA
ADC Analog DAC Analog	Hotor	AVCC	1.8 V, 48 kHz sample rate, 5-chs are enabled 1.8 V, 48 kHz sample rate, 2-chs are enabled	- 1907 -	TBD (18)	mA mA
USB Power		VCC-IO	2 x USB, 3.3 V	-	35	mA

General equation for estimated, maximum power consumption of an group IO power supply:

 $Imax = N \times 6 mA$

Where:

N—Number of IO pins supplied by the power line.

The maximum power consumption for each IO is 6 mA.

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.

30° 480° 44



5.5 DC Electrical Characteristics

Table 5-4 summarizes the DC electrical characteristics of the D1-H. For the interfaces of GPIO function port, refer to the DC parameters in Table 5-4 unless otherwise stated.

Table 5-4 DC Electrical Characteristics

(VCC-IO/VCC-PC/VCC-PD/VCC-PE/VCC-PF/VCC-PG)

Symbol	Parameter	Parameter		Тур	Max	Unit
V _{IH}	High-Level Input Vo	tage	0.7 * VCC-IO	-	VCC-IO + 0.3	V
V _{IL}	Low-Level Input Vol	tage	-0.3	-	0.3 * VCC-IO	V
		PC3 to PC7, PF3, PF6	12	15	18	kΩ
R _{PU}	Input Pull-up Resistance	PG0 to PG5	26	33	40	kΩ
		Other GPIOs	80	100	120	kΩ
ligor lig	er Hoper Hoper	PC3 to PC7, PF3, PF6	12 Hdcr H	15 1000	18 4961	¥Ω
R _{PD}	Input Pull-down Resistance	PG0 to PG5	26	33	40	kΩ
4		Other GPIOs	80	100	120	kΩ
I _{IH}	High-Level Input Cu	rrent	-	-	10	uA
III	Low-Level Input Cur	rent	-	-	10	uA
V _{OH}	High-Level Output V	oltage	VCC-IO – 0.3	-	VCC-IO	V
V _{OL}	Low-Level Output V	oltage	0	-	0.2	V
l _{OZ}	Tri-State Output Lea	Tri-State Output Leakage Current		-	10	uA
C ⁱⁿ al H	Input Capacitance How How How		14 gcr 14 gcr 14	or Hace	16 16 16 16 16 16 16 16 16 16 16 16 16 1	PE 1
C _{OUT}	Output Capacitance		-	-	5	pF

5.6 SDIO Electrical Characteristics

The SDIO electrical parameters are related to different supply voltage.

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



Figure 5-1 SDIO Voltage Waveform




Table 5-5 shows 3.3 V SDIO electrical parameters.

Table 5-5 3.3 V SDIO Electrical Parameters

Symbol House	Parameters Hotel Hotel	Min Harr	Typ HOST	Max Hor Hi	Unit
VDD	Power voltage	2.7	BAL	3.6	V
V _{CCQ}	I/O voltage	2.7		3.6	V
V _{OH}	Output high-level voltage	0.75 * V _{CCQ}	-	-	V
Vol	Output low-level voltage		-	0.125 * V _{CCQ}	V
V _{IH}	Input high-level voltage	0.625 * V _{CCQ}	-	V _{CCQ} + 0.3	V
V _{IL}	Input low-level voltage	V _{SS} – 0.3	-	0.25 * V _{CCQ}	V

Table 5-6 shows 1.8 V SDIO electrical parameters.

Table 5-6 1.8 V SDIO Electrical Parameters

Symbol	Parameter	Min	Тур	Мах	Unit
VDD	Power voltage	2.7	-	3.6	V
V _{CCQ}	I/O voltage	1.7		1.95	V
V _{OH}	Output high-level voltage	V _{CCQ} - 0.45	-	-	V
V _{OL}	Output low-level voltage	-	-	0.45	V
V _{IH}	Input high-level voltage	0.625 * V _{CCQ} (1)	-	V _{CCQ} + 0.3	V
V _{IL}	Input low-level voltage	V _{SS} – 0.3	-	0.35 * V _{CCQ} (2)	V



Symbol	Parameter		Min		Тур	Тур		Max		Unit	
1490, 1490,	or MMC4.3 or lower.	149CU	149CL	HACI	HACL	HACL	HACL	14gc1	14gcs	Hach	

GPADC Electrical Characteristics 5.7

The GPADC contains a 2-ch analog-to-digital (ADC) converter. The GPADC is a type of successive approximation register (SAR) converter. Table 5-7 lists GPADC electrical characteristics.

Table 5-7 GPADC Electrical Characteristics

Parameter	Min	Тур	Max	Unit	
ADC Resolution	-	12	-	bits	
Full-scale Input Range	0	- -	AVCC	Cr yer yer	
Quantizing Error	-	8	MIG	LSB	
Clock Frequency	-	1 1	1	MHz	
Conversion Time	1 1	14	-	ADC Clock Cycles	

LRADC Electrical Characteristics 5.8

The LRADC is 6-bit resolution ADC for key application. The LRADC can work up to 2 kHz conversion rate. Table 5-8 lists LRADC electrical characteristics.

Table 5-8 LRADC Electrical Characteristics

Parameter Hor Hor Hor	Min	Typ (65)	Max Harr	Unit Harr Harr	
ADC Resolution	-	6	-	bits	
Full-scale Input Range	0	-	LEVELB ⁽¹⁾	V	
Quantizing Error	-	2	-	LSB	
Clock Frequency	-	-	2	kHz	
Conversion Time	-	6	-	ADC Clock Cycles	

⁽¹⁾ The maximum value of LEVELB is 1.266 V. For details, see the register description of LRADC in D1-H_User_Manual.



5.9 Audio Codec Electrical Characteristics

Test Conditions

VDD-SYS = 0.9 V, AVCC = 1.8 V, Ta $\stackrel{\circ}{=} 25$ °C, 1 kHz sinusoid signal, DAC fs = 48 kHz, ADC fs = 16 kHz, input gain = 0 dB, 16-bit audio data unless otherwise stated.

Table 5-9 Audio Codec Typical Performance Parameters

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit		
	DAC to HPOUTL or HPOUTR							
DAC Path	Full-scale	OdBFS 1 kHz	-	540	-	Vrms		
	SNR (A-weighted)	Odata	-	95	-	dB		
	THD+N	OdBFS 1 kHz	-	-85	_	dB		
	Crosstalk	R_0dB_L_0data 1 kHz	- Itden	TBD	kden	dB		
	DAC to LINEOUTLP/N or LINEOUTRP/N							
	Full-scale	OdBFS 1 kHz	-	1.1	-	Vrms		
	SNR (A-weighted)	Odata	-	100	-	dB		
	THD+N	OdBFS 1 kHz	-	-88	-	dB		
	Crosstalk	R_0dB_L_0data 1 kHz L_0dB_R_0data 1 kHz	-	-105	-	dB		
	LINEINLR via ADC							
1696 1995	Output Level	1.7 Vpp, 1 kHz	- 405	875	- 405	mFFS		
	SNR (A-weighted)	0 Vpp	- 110	94	- 1/10	dB		
	THD+N	1.7 Vpp, 1 kHz	-	-88	-	dB		
ADC Path	FMINLR via ADC							
	Output Level	1.7 Vpp, 1 kHz	-	875	-	mFFS		
	SNR (A-weighted)	0 Урр	-	94	-	dB		
	THD+N	1.7 Vpp, 1 kHz	-	-88	-	dB		
	MICIN via ADC							

HO.

121

10, 10,



	Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
	lige, lige	Output Level	MAICR-22 Van D'MICN-2 2 Van D	- #dcn	880	- 4965	mFFS
	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	SNR (A-weighted)	MICP=3.3Vpp/2, MICN=3.3Vpp/2, 1 kHz, 0 dB Gain	-	98	-	dB
		THD+N	T K12, 0 db Gdill		-90	-	dB
		Output Level		-	880	-	mFFS
		SNR (A-weighted)	weighted) MICP=1.695Vpp/2, MICN=1.695Vpp/2, - 1 kHz, 6 dB Gain	-	97	-	dB
		THD+N	<u>-</u> ,	-	-93	-	dB
		Output Level		-	880	-	mFFS
		SNR (A-weighted) 1 kHz,12 dB Gain	-	94		dB	
	-C -S	THD+N	- MICP=0.392Vpp/2, MICN=0.392Vpp/2, 1 kHz, 18 dB Gain - MICP=0.197Vpp/2, MICN=0.197Vpp/2, 1 kHz,24 dB Gain	-	-85	3	dB
	liger lige	Output Level		-1100	880	- 1490	mFFS
		SNR (A-weighted)			92	-	dB
		THD+N		-	-83	-	dB
		Output Level		-	880	-	mFFS
		SNR (A-weighted)		-	87	-	dB
		THD+N	T KIIZ,Z+ GB GGIII	-	-80	-	dB
		Output Level		-	880	-	mFFS
1		SNR (A-weighted)	MICP=0.101Vpp/2, MICN=0.101Vpp/2, 1 kHz,30 dB Gain	-	82	-	dB
	1490L 1490	THD+N Hdon	14der 4der 4der 4der 4der 4der	-14961	-73 ¹ CT	- 14gcr	dBilder
		Output Level		-	880	-	mFFS
		SNR (A-weighted)	MICP=0.053Vpp/2, MICN=0.053Vpp/2, 1 kHz,36 dB Gain	-	76	-	dB
		THD+N	1 KH2,30 GB Gaill	-	-65	-	dB
		Current	-	-	2.0	-	mA
	MBIAS	Voltage	-	1.8	2.0	2.55	V
		Noise	20 Hz—20 kHz	-	3	-	uV

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
14 del 14 del	Current		,4dCl	2.0	- 15/67	mA NACO
HBIAS	Voltage	-	1.8	2.0	2.55	V
	Noise	20 Hz—20 kHz	-	TBD	-	uV

5.10 External Clock Source Characteristics

5.10.1 High-speed Crystal/Ceramic Resonator Characteristics

The high-speed external clock can be supplied with a 24 MHz crystal resonator (oscillation mode). The 24 MHz crystal resonator provides 24 MHz reference clock which is connected to the DXIN and DXOUT terminals.

Table 5-10 High-speed 24 MHz Crystal Circuit Characteristics

Symbol 400	Parameter of Hour Hour Hour	Mingo	Typ Har	Max	Unit Hace
f _{X24M_IN}	Crystal parallel resonance frequency		24		MHz
	Crystal frequency stability and tolerance at 25 °C $^{(1)}$	-50		+50	ppm
	Oscillation mode	Fundamenta	al		-
C ₀	Shunt capacitance (2)	-	6.5	-	pF

- 1. The 50 ppm frequency stability and tolerance can meet the requirement of D1-H. We recommend selecting 20 ppm crystal devices. If the REFCLK-OUT (24 MHz fanout) is used for Wi-Fi chip, the crystal uses the recommended specification or the specified model for Wi-Fi chip.
- 2. The 6.5 pF is only a simulation value. The crystal shunt capacitance (C_0) is given by the crystal manufacturer.

Table 5-11 Crystal Circuit Parameters

Symbol	Parameter
C ₁	C ₁ capacitance
C ₂	C ₂ capacitance
CL	Equivalent load capacitance, specified by the crystal manufacturer
C ₀	Crystal shunt capacitance, specified by the crystal manufacturer
C _{shunt}	Total shunt capacitance



Frequency stability mainly requires that the total load capacitance (C_L) be constant. The crystal manufacturer typically specifies a total load capacitance which is the series combination of C_1 , C_2 , and C_{shunt} .

The total load capacitance is $C_L = [(C_1 * C_2)/(C_1 + C_2)] + C_{shunt}$









- C₁ and C₂ represent the total capacitance of the respective PCB trace, load capacitor, and other components (excluding the crystal) connected to each crystal terminal. C₁ and C₂ are usually the same size.
- C_{shunt} is the crystal shunt capacitance (C₀) plus any mutual capacitance (C_{pkg} + C_{PCB}) seen across the DXIN and DXOUT signals.

In the application, the crystal resonator and the load capacitors must be placed close to the oscillator pins in order to minimize output distortion and the startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics.



NOTE

IVOI

For the above capacitances of 24 MHz crystal circuit, refer to the capacitance recommended in the D1-H_Schematic_Diagram.

5.10.2 Low-speed Crystal/Ceramic Resonator Characteristics

The D1-H contains an RC oscillation circuit that generates a 32.768 kHz clock, meanwhile, the DCXO module can calibrate the RC oscillation circuit regularly. If the product does not have a high requirement for the accuracy of the system clock, the external 32.768 kHz crystal circuit can be omitted and the internal RC oscillation circuit can be adopted, meanwhile, the relevant clock configuration needs to be turned on by the software.

The D1-H also can connect to a 32.768 kHz crystal resonator (oscillation mode). The 32.768 kHz crystal resonator provides 32.768 kHz reference clock which is connected to the X32KIN and X32KOUT terminals. In the application, the crystal resonator and the load capacitors must be placed close to the oscillator pins to minimize output distortion and the startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics.



Symbol	Parameter	Min	Тур	Max	Unit
f _{X32K_IN}	Crystal parallel resonance frequency	-	32.768	-	kHz
	Crystal frequency stability and tolerance at 25 °C ⁽¹⁾	-	-	-	ppm
	Oscillation mode	Fundamenta	al		-

110



Symbol	Parameter		Min	Тур	Max	Unit	
Co stell	Shunt capacitance (2)	egon eg	kg, ⁶ 402	, - , 401	1,1	, - ² / ₂ CL	pF , yer

- The D1-H has no requirement for the frequency stability and tolerance of 32.768 kHz crystal. If the actual
 product has requirement for the accuracy of timing function, the 20 ppm stability and tolerance is
 recommended.
- 2. The 1.1 pF is only a simulation value. The crystal shunt capacitance (C_0) is given by the crystal manufacturer.



For capacitances of 32.768 kHz crystal circuit, refer to the capacitance recommended in the D1-H_Schematic_Diagram.

5.11 Internal Reset Electrical Characteristics

Table 5-13 Internal Reset Electrical Characteristics

Parameter	Test Condition	Min	Тур	Max	Unit
Power-on threshold voltage of VDD-SYS on which the reset signal is excited	Ta= -20°C to 85°C	-	0.4	i	V
Reset active timeout period	Ta= -20°C to 85°C	1	64	-	ms
Reset open-drain output voltage	Ta= -20°C to 85°C, pull up 3.3 V	-0.3	-	0.3*VCC	V

5.12 External Memory Electrical Characteristics

5.12.1 SMHC AC Electrical Characteristics

5.12.1.1 HS-SDR Mode



IO voltage is 1.8 V or 3.3 V.



Figure 5-2 SMHC HS-SDR Mode Output Timing Diagram




Table 5-14 SMHC HS-SDR Mode Output Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit					
CLK										
Clock frequency	tCK	0	50	50	MHz					
Duty cycle of Hoof	DGS Hdes	45 HOCT .	50 400 400	55 Hor Hor	% Helen Helen					
Output CMD, DATA (re	Output CMD, DATA (referenced to CLK)									
CMD, Data output delay time	tODLY	- 1A	0.25	0.5	UI					
Data output delay skew time	tOSKEW	0.5	-	0.8	ns					
(1). The Unit Interval (UI) is 1-bit nominal time. For example, UI=20 ns at 50 MHz.										
(2). The driver strength level of GPIO is 2 for test.										

Figure 5-3 SMHC HS-SDR Mode Input Timing Diagram




Table 5-15 SMHC HS-SDR Mode Input Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit	
-----------	--------	-----	-----	-----	------	--



Parameter	Symbol	Min	Тур	Max	Unit
CLK, "ACL "ACL	460° 460°	#90°C #90°C .	, der , der , der	, "49 _{CL} "49 _{CL}	164C1 164C1
Clock frequency	tCK	0	50	50	MHz
Duty cycle	DC	45	50	55	%
Input CMD, DATA(refer	enced to CLK 50 N	/Hz)			
Data input delay in SDR mode. It includes Clock's PCB delay time, Data's PCB delay time and device's data output delay	tIDLY	-	-		ns
Data input skew time in SDR mode	tiskew _{ko} o	(D.5 (dc)	1905 14905 14902	0.8,600 ,600	ns der Harr

5.12.1.2 HS-DDR Mode

Figure 5-4 SMHC HS-DDR Mode Output Timing Diagram




Table 5-16 SMHC HS-DDR Mode Output Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit				
СГК									
Clock frequency	tCK	0	50	50	MHz				
Duty cycle	DC	45	50	55	%				
Output CMD, DATA(referenced to CLK)									
CMD, Data output	tODLY_DDR	-	0.25	0.25	UI				



Parameter	Symbol	Min	Тур	Max	Unit
delay time in DDR mode	Haley Haley	490, 490, 49	et haet haet	Hagel Hagel	49cl 49cl
Data output delay skew time	tOSKEW_DDR	0.5	-	0.8	ns

- (1). The Unit Interval (UI) is 1-bit nominal time. For example, UI=20 ns at 50 MHz.
- (2). The driver strength level of GPIO is 2 for test.

Figure 5-5 SMHC HS-DDR Mode Input Timing Diagram




Table 5-17 SMHC HS-DDR Mode Input Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit		
CLK		1					
Clock frequency	tCK	0	50	50	MHz		
Duty cycle	DC	45	50	55	%		
Input CMD, DATA (referenced to CLR 50 MHz) 1165 1165 1165 1165 1165 1165 1165 116							
Data input delay in DDR mode. It includes Clock's PCB delay time, Data's PCB delay time and device's data output delay	tIDLY_DDR	-	-	-	ns		
Data input skew time in DDR mode	tISKEW_DDR	0.5	-	0.8	ns		
(1). The driver strength level of GPIO is 2 for test.							



5.12.1.3 HS200 Mode

Figure 5-6 SMHC HS200 Mode Output Timing Diagram




Table 5-18 SMHC HS200 Mode Output Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit
CLK					9
Clock frequency	tCK Hor	19 149C 149	is legal legal	150 der liger	MHz? Hoor
Duty cycle	DC	45	50	55	%
Output CMD, DATA (re	ferenced to CLK)	AA			
CMD, Data output delay time	tODLY		0.25	0.5	UI
Data output delay skew time	tOSKEW	0.5	-	0.8	ns

^{(1).} The Unit Interval (UI) is 1-bit nominal time. For example, UI=10 ns at 100 MHz.

^{(2).} The driver strength level of GPIO is 3 for test.



Figure 5-7 SMHC HS200 Mode Input Timing Diagram




Table 5-19 SMHC HS200 Mode Input Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit	Remark
CLK		- 4	IAI			
Clock period	tPERIOD	6.66		-	ns	Max: 150 MHz
Duty cycle	DC	45	50	55	%	
Rise time, fall time	tTLH, tTHL	-/	-	0.2	UI	
Input CMD, DATA	(referenced to C					
Input delay	tPH Mdon	0 4901	Hage Hage	3 13011 113011	NKACL KAC	14901 14901
Input delay variation due to temperature change after tuning	dPH	-350 ^[3]	-	1550 ^[4]	ps	
CMD, Data valid window	tVW	0.575	-	-	UI	

- (1). The Unit Interval (UI) is 1-bit nominal time. For example, UI=10 ns at 100 MHz.
- (2). The driver strength level of GPIO is 3 for test.

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.




	Parameter	Symbol	Min	Тур		Max		Unit		Remark	
HOCL	(3). Temperature v	, is, is	25, 25.	14dCr	HOCK	14der	It der	16gCL	14dCrC	14901	Hace

5.13 External Peripheral Electrical Characteristics

5.13.1 LCD AC Electrical Characteristics


Figure 5-8 HV_IF Interface Vertical Timing





LD[7..0]

LDE



One Pixel

Figure 5-9 HV_IF Interface Horizontal Timing

Table 5-20 LCD HV_IF Interface Timing Constants

Invalid

Parameter	Symbol	Min	Тур	Max	Unit
DCLK cycle time	tDCLK	5	-	-	ns
Hsync period time	tHT	-	HT+1	-	tDCLK
Hsync width	tHSPW	-	HSPW+1	-	tDCLK
Hsync back porch	tHBP	-	HBP+1	-	tDCLK
Vsync period time	tVT	-	VT/2	-	tHT

Serial Mode

B959



Parameter	Symbol	Min	Тур	Max	Unit
Vsync width	tVSPW	er "Aer	VSPW+1	- 1264, 1564,	tHT , don
Vsync back porch	tVBP	-	VBP+1	-	tHT

(1) Vsync: Vertical sync, indicates one new frame.

(2) Hsync: Horizontal sync, indicates one new scan line.

(3) DCLK: Dot clock, pixel data are sync by this clock.

(4) LDE: LCD data enable.

(5) LD[23..0]: 24Bit RGB/YUV output from input FIFO for panel.

5.13.2 CSI AC Electrical Characteristics

Figure 5-10 CSI Data Sample Timing




Table 5-21 CSI Interface Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit
Pclk period	t _{period}	6.73	-	-	ns
Pclk frequency Harry Harry Harry	1/tperiod Holes	- Italian	16 ¹ 16 ¹	148.5	MHz
Pclk duty	thigh-level/tperiod	40	50	60	%
Data input setup time	t _{dst}	0.6	-	-	ns
Data input hold time	t _{dhd}	0.6	-	-	ns



5.13.3 EMAC AC Electrical Characteristics

5.13.3.1 RGMII




Table 5-22 RGMII Transmit Timing Constants

Parameter (1867) (1867) (1867) (1867)	Symbol	Min	Typ	Max	Unit
RGMII_TX_CLK clock period	Tclk	8		DC	ns
RGMII/TBI input setup prior to RGMII_TX_CLK	Tisu	2.8	ı	ı	ns
RGMII/TBI input data hold after RGMII_TX_CLK	Tiph	0.1	-	-	ns
RGMII output data valid after RGMII_TX_CLK	Торv	-	-	0.85	ns
RGMII output data hold after RGMII_TX_CLK	Toph	0	-	-	ns

Figure 5-12 RGMII Interface Receive Timing




Table 5-23 RGMII Receive Timing Constants

Parameter Symbol Min Typ Max	Unit
------------------------------	------



Parameter	Symbol	Min	Тур	Max	Unit
RGMII_RX_CLK clock period	Tclk	8	scir 14di	DC MARKET	ns seden
RGMII input setup prior to RGMII_RX_CLK	Tisu	2.6	-	-	ns
RGMII input data hold after RGMII_RX_CLK	Tiph	0.8	-	-	ns
RGMII/TBI input data valid after RGMII_RX_CLK	Тору	-	-	5.2	ns
RGMII output data hold after RGMII_RX_CLK	Toph	0.1	_	_	ns
TBI output data hold after RGMII_RX_CLK	10011	0.5			ns

5.13.3.2 RMII

Figure 5-13 RMII Interface Transmit Timing




Table 5-24 RMII Transmit Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit
Reference clock period	T _{ref_clk}	-	20	-	ns
TXD/TXEN to REF_CLK setup time	Ts	4	-	-	ns
TXD/TXEN to REF_CLK hold time	Th	2	-	-	ns

Figure 5-14 RMII Interface Receive Timing




Table 5-25 RMII Receive Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit	
-----------	--------	-----	-----	-----	------	--



Parameter	Symbol	Min	Тур	Max	Unit
Reference clock period	Tref_clk	14 dCT	20	75 Jeger 75	ns , sdcr
REF_CLK rising edge to RX_DV/RXD	Td	-	10	12	ns

5.13.4 SPI AC Electrical Characteristics

Figure 5-15 SPI Writing Timing




Figure 5-16 SPI Reading Timing




Table 5-26 SPI Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit
CS# active setup time	t _s (cs)	-	2T ⁽¹⁾	-	ns
CS# active hold time	t _h (cs)	-	2T ⁽¹⁾	-	ns
Data output delay time	t _d (mo)	-	T ⁽¹⁾ /2-3	-	ns
Data output hold time	t _h (mo)	-	T ⁽¹⁾ /2-3	-	ns
Data input setup time	t _s (mi)	0.2	-	-	ns



Parameter		Symbol			Min		Тур	Max		Unit
Data input hold time	14dcN	t _h (mi)	1,400	14dCr	0.2	500	- 1,4dC?	1,400	50,000	ns , soli
(1).T is the cycle of clock	k.			,		,	,			/-

5.13.5 SPI_DBI AC Electrical Characteristics

Figure 5-17 DBI 3-line Serial Interface Timing




Table 5-27 DBI 3-line Serial Interface Timing Parameters

Signal	Parameter	Symbol	Min	Max	Unit
CSX	Chip select setup time (Write)	t _{css}	15		ns
	Chip select setup time (Read)	t _{csh}	60		ns
Hage Hegen	Write cycles 450 450 450 450	twider Haler	1600 1400	Hace Hace	ns Hoch
SCL (write)	Control pulse "H" duration	t _{wrh}	7		ns
(Write)	Control pulse "L" duration	t _{wrl}	7		ns
	Read cycle	t _{rc}	150		ns
SCL (read)	Control pulse "H" duration	t _{rdh}	60		ns
	Control pulse "L" duration	t _{rdl}	60		ns
SDI/SDO	Data setup time	t _{ds}	7		ns
(write)	Data hold time	t _{dt}	7		ns

hace hace

160



Signal	Parameter	Symbol	Min	Max	Unit
SDI/SDO	Read access time	traccon water	10 400	50 Hder	ns seden
(read)	Output disable time	t _{od}	15	50	ns

Figure 5-18 DBI 4-line Serial Interface Timing




Table 5-28 DBI 4-line Serial Interface Timing Parameters

Signal	Parameter	Symbol	Min	Max	Unit
CSX	Chip select setup time (Write)	t _{css}	15		ns
CSA CC	Chip select setup time (Read)	t _{csh}	60	c c	ns
DCX	Address setup time	tas	10	1490 1490	ns
DCX	Address hold time (Write/Read)	t _{ah}	10		ns
661	Write cycle	t _{wc}	16		ns
SCL (write)	Control pulse "H" duration	t _{wrh}	7		ns
	Control pulse "L" duration	t _{wrl}	7		ns
SCL	Read cycle	t _{rc}	150		ns
(read)	Control pulse "H" duration	t _{rdh}	60		ns



Signal	Parameter	Symbol	Min	Max	Unit
14dCl 14dCl	Control pulse "L" duration	t _{rdl}	60	"49ci "49ci	ns "Holcin
SDI/SDO	Data setup time	t _{ds}	7	,	ns
(write)	Data hold time	t _{dt}	7		ns
SDI/SDO	Read access time	t _{racc}	-	50	ns
(read)	Output disable time	t _{od}	15	50	ns

5.13.6 UART AC Electrical Characteristics

Figure 5-19 UART RX Timing




Figure 5-20 UART nCTS Timing






Figure 5-21 UART nRTS Timing




Table 5-29 UART Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit
RX start to RX FIFO Delay time of de-asserted nCTS to TX start	tRXSF tDCTS	10.5 * BRP ⁽¹⁾	- 100 100r	11 * BRP ⁽¹⁾	ns ns
Step time of asserted nCTS to stop next transmission	tACTS	BRP ⁽¹⁾ /4		-	ns
Delay time of de-asserted nRTS	tDRTS	-	-	BRP ⁽¹⁾	ns
Delay time of asserted nRTS	tARTS	-	-	BRP ⁽¹⁾	ns
(1). BRP: Baud-Rate Period.	/				

5.13 TWI AC Electrical Characteristics






Table 5-30 TWI Timing Parameters

Parameter	Symbol	Standard mode		Fast mode		Unit	
Parameter	Symbol Harry H	Min	Max	Min	Max	or Unit Holor	
SCK clock frequency	Fsck	0	100	0	400	kHz	
Setup time in Start	Tsu-STA	4.7	-	0.6	-	us	
Hold time in Start	Thd-STA	4.0	-	0.6	-	us	
Setup time in Data	Tsu-DAT	250	-	100	-	ns	
Hold time in Data	Thd-DAT	5.0	-	-	-	ns	
Setup time in Stop	Tsu-STO	4.0	-	6.0		us	
SCK low level time	Tlow	4.7	-	1.3	1- 10	us	
SCK high level time	Thigh the the the	4.0 460	Hyggy Hyg	0.6	Thyou has	ns #don	
SCK/SDA falling time	Tf	- 41	300	20	300	ns	
SCK/SDA rising time	Tr	-	1000	20	300	ns	

5.13.8 I2S/PCM AC Electrical Characteristics

Figure 5-23 I2S/PCM Timing in Master Mode




Table 5-31 I2S/PCM Timing Constants in Master Mode

Parameter	Symbol	Min	Тур	Max	Unit
LRCK delay	T _d (LRCK)	-	-	10	ns
LRCK to DOUT delay (For LJF)	T _d (DO-LRCK)	-	-	10	ns



BCLK to DOUT delay	T _d (DO-BCLK)	-	-	10	ns
DIN setup	T _s (DI)	4	16 16 16 16 16 16 16 16 16 16 16 16 16 1	- 1,6dCl 1,6d	ins Hou
DIN hold	T _h (DI)	4	-	-	ns
BCLK rise time	Tr	-	-	8	ns
BCLK fall time	T _f	-	-	8	ns

Figure 5-24 I2S/PCM Timing in Slave Mode




Table 5-32 I2S/PCM Timing Constants in Slave Mode

Parameter	Symbol	Min	Тур	Max	Unit
LRCK setup	T _s (LRCK)	4	ı	-	ns
LRCK hold	T _h (LRCK)	4	-	-	ns
LRCK to DOUT delay (For LJF)	T _d (DO-LRCK)	-	-	10	ns
BCLK to DOUT delay	Ta(DO-BCEK) (1507 (1507)	Hace Has	1. 14der	10°C 46	ins Haci
DIN setup	T _s (DI)	4	ı	-	ns
DIN hold	T _h (DI)	4	-	-	ns
BCLK rise time	Tr	-	-	4	ns
BCLK fall time	T _f	-	-	4	ns



5.13.9 DMIC AC Electrical Characteristics

Figure 5-25 DMIC Timing




Table 5-33 DMIC Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit
DMIC_DATA (Right) setup time to falling edge of DMIC_CLK DMIC_DATA (Right) hold time from falling edge of DMIC_CLK	TRSU	15	e lar	100 100	ns ns
DMIC_DATA (Left) setup time to rising edge of DMIC_CLK	TLSU	15	-	-	ns
DMIC_DATA (Left) hold time from rising edge of DMIC_CLK	TLH	0	-	-	ns

5.13.10 OWA AC Electrical Characteristics

Figure 5-26 OWA Timing




Table 5-34 OWA Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit
OWA_OUT rise time	Tr(OWA_OUT)	-	-	8	ns
OWA_OUT fall time	Tf(OWA_OUT)	-	-	8	ns
OWA_IN rise time	Tr(OWA_IN)	-	-	4	ns



Parameter				Symbol	Min	Тур	Max	Unit
OWA_IN fall time	. 261	. 767	. 100	Tf(OWA_IN)	- 700	. 60° 60°	4	ns . Kor

5.13.11 CIR_RX AC Electrical Characteristics

Figure 5-27 CIR_RX Timing




Table 5-35 CIR_RX Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit
Frame period (total)	THOSE HOSE HOSE HOSE A	igci, liga,	67.5	Igg, Kgc,	ms ^{kdch}
Lead code high time	Tlh	-	9	-	ms
Lead code low time	П	- 112	4.5	-	ms
Pulse time	Тр	-	560	-	us
Logical 1 low time	T1	-	1680	-	us
Logical 0 low time	то	-	560	-	us

5.14 Power-On and Power-Off Sequence


5.14.1 Power-On Sequence

Figure 5-28 shows an example of the power-on sequence for the D1-H device. The description of the power-on sequence is as follows.

- The consequent steps in power-on sequence should not start before the previous step supplies have been stabilized within 90–110% of their nominal voltage, unless stated otherwise.
- VCC-RTC must be ramped no later than other power rails.
- VCC-IO must be ramped before VDD-SYS and VDD-CPU with a minimum delay of 2 ms.
- VCC-DRAM needs be stable before SDRAM driver initialization.
- During the entire power on sequence, the RESET signal must be held on low until all other power rails (except 24 MHz CLK) are stable for more than 64 ms.
- 24 MHz clock starts oscillating after the RESET signal is released.



Figure 5-28 Power-On Timing




5.14.2 Power-Off Sequence

The power-off requirements are as follows.

After the RESET signal goes low, the 24 MHz clock starts to stop oscillating.



Figure 5-29 Power-Off Timing





Package Thermal Characteristics 6



The maximum chip junction temperature (T_J max) must never exceed the values given in Table Recommended Operating Conditions.



The maximum chip-junction temperature T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_1 \max = T_a \max + (P_D \max x \theta_{IA})$

Where:

T_a max is the maximum ambient temperature in °C.

P_D max is the maximum power dissipation.

 θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W.

°C/W = degrees Celsius per watt.



Failure to maintain a junction temperature within the range specified reduces operating lifetime, reliability, and performance, and may cause irreversible damage to the system. It is useful to calculate the exact power consumption and junction temperature to determine which the temperature will be best suited to the application. Therefore, the product should include thermal analysis and thermal design to ensure the operating junction temperature of the device is within functional limits.

The following table shows the thermal resistance characteristics of the D1-H. These data are based on JEDEC JESD51 standard, because the actual system design and temperature could be different from JEDEC JESD51, these simulating data are a reference only and may not represent actual use-case values, please prevail in the actual application condition test.

Table 6-1 D1-H Package Thermal Characteristics

HOCK	HACK

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit
Orage Hope	Junction-to-Ambient Thermal Resistance	- 14gcy 14	STBD HOET	- Itden	^k QC/M ^{kQC}
θ _{ЈВ}	Junction-to-Board Thermal Resistance	-	TBD	-	°C/W
θ _{JC}	Junction-to-Case Thermal Resistance	-	TBD	-	°C/W

1. Reference document: JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions – Natural Convection (Still Air). Available from www.jedec.org.



Pin Assignment

7.1 Pin Map

For D1-H, LFBGA 337 balls, 13 mm x 13 mm package is offered. The following figure shows the pin map of the D1-H.


Figure 7-1 D1-H Pin Map

			10	1	3	4	- 5	6	3	8	9	10	13	12	13	14	35	16	17	18	19	20	
		٨	SMD	1940	992	PGE		PGII		USB1-OF			19-82		HP-DET		GNO		MIC-OUT	(FELL	SAD	510	
		8	SMD	P60	#01	P95	POR	POD	USBS-DF	USEL-DM	TVINO	SNO	TF-YI	SAADIC	GPADC1	LINEOUTR P	LIMEOL/TL P	LINGUNG	MINL	WAZ	VKA1	- RND	
		c	be1	PF0	PG3	GND	PG7	PG00	USBO-DM	IND	TVINI	SND	TP-12	TEXE	GPA000	LINEOUTH N	LINEOUTL N	UNEINR	FMINE	AVCC	ALDO	VD033	
		D	PF3	DES	255	PGII	7602	PG13	2G18		VCC-TVIN	HPVCC		HPLDON	неритя		менач	MICINAN	MICHAP	AGNO	MICINIAN	MICHIE	
		E.		PFS	754	VCC-PIE	IND	PGS4	PELY		SND TVIN	TVIN VEI		HPLDO	HPOUTER		MOCHON	(MINAL)	HUAS	VCC- TVOUT	TVOUTD		
		F	PCI	PCO	MAC	VCC-PF	PCS	POLS	P016		4040	TVIII-VIIIV		1940	неот		PRAL	PH12	P810	910	нсес	ннгр	
SCL	Hdon	6	,43CT	76 EM	C HCZ	NRCAC.	INCT CS	POE	Moon	NOT THE	CPURE S	CCOMO	Sept.	040	CMOO-ENS	WILLIAMS .	HHH	PBS	Sharm	HSOM	HSOL	in the second	HOCK
		#	640	GND	PCE				VDD-GPU	white-com	жоски	GAD	GND	90	V00-975	VDID-SVS				GND	нтизи	HTX2N	1110
		ī		REFELIE	7060	VCC EFUSE	VCC PLL	OND	OND	IND.	GND	the:	010	GNO	VDD-5Y5	VDD-3Y5	187	950	993.	нтхал	HTXIN		
		×	CXXIN	CWDLIT	960	VCC-ОСКО	VCC-ATC.	4ND	GND	NO:	OND	910	QND	940	910	(MD)	195	P54	(99)	нтжер	HTXIN		
		-		X32KW	X32KOUT				LDOA-OUT	IIND	404m	IVO.	640	IND:	1940	CMD				980	нтжор	нтисл	
		M		MODETS	IINO	VCC+E	(NO	7517	LDCHN	GND	ska.	uno:	GNO:	(000)	(NO)	((aND))	ma i	(PER)	VOC HOME	1019	POSE		
		N	9611	TEST	NMI	PESA	PERE	PEIR	ipas-out	VCC	VCC	VCE- DRAM	onn	ano	080	OND	SNO	PDIS	POSE	GND	PD17	1016	
		p		PE9	PEIO				and	VCD- DRAM	WICE- DRAM	MED	avo:	OND	ano	VED18- IHAM				P013	P012		
		R	266	P67	768	-MO	2512	10035	socia		.EWE.	GMD:		NOM)	SCH		SALE	VOC-LIVES	P032	GND	200	ape	
		Ť		PER	765	10014	unes .	spors	GNII		MAS	SCRIP		soure	UND		5315	WCE-PD	Poss	207	206		
		u	PII	PEZ	#11	1008	10000	10012	1000		1883	SERRY		10071	tat :		104	(WHI)	1200	PD8	704	#00	
icu	Hack	٧	1 PED	- Alle	enc.	END .	NINGH	IND Y	2001	PRICES F. O.	GNED X	58A0	1900	Hera	SAD	1190	chie C	SA14	ind	1921	P02 1	FD1	149cz
		w	SND	SDOM3	NDQS1P	5004	5007	50:050F	1000	5002	scxeo	SBAI	SAS	5A10	SA1	SAII	SALL	8A32	GNO	PD20	P00	GND	
		y	SMD	940	SOGSIN	1005		100504		IDQMO	90001		1842		5A7		SAS		IRST	P002	500	SND	
		1	1	2	1	4	5	- 6	- 7	8	,	10	11	12	13	14	15	16	17	18	19	20	



7.2 Package Dimension

Figure 7-2 shows the top, bottom, and side views of D1-H package dimension.





8 Carrier, Storage and Baking Information

8.1 Carrier

8.1.1 Matrix Tray Information

Table 8-1 shows the D1-H matrix tray carrier information.

Table 8-1 Matrix Tray Carrier Information

Item	Color	Size	Note
Tray	Black	315 mm x 136 mm x 7.62 mm	119 Qty/Tray
Aluminum foil bags	Silvery white	540 mm x 300 mm x 0.14 mm	Vacuum packing Including HIC and desiccant Printing: RoHS symbol
Pearl cotton cushion (Vacuum bag)	White No.	12 mm x 680 mm x 185 mm	"Agen "Agen Hagen Hagen
Pearl cotton cushion (The Gap between vacuum bag and inner box)	White	Left-Right: 12 mm x 180 mm x 85 mm Front-Back: 12 mm x 350 mm x 70 mm	
Inner Box	White	396 mm x 196 mm x 96 mm	Printing: RoHS symbol 10 Tray/Inner box
Carton	White	420 mm x 410 mm x 320 mm	6 Inner box/Carton

Table 8-2 shows the D1-H packing quantity.


Table 8-2 D1-H Packing Quantity Information

Sample	Size (mm)	Qty/Tray	Tray/Inner Box	Full Inner Box Qty	Inner Box/Carton	Full Carton Qty
D1-H	13 x 13	119	10	1190	6	7140



Figure 8-1 shows tray dimension drawing of the D1-H.

Figure 8-1 D1-H Tray Dimension Drawing



.2 Storage

Reliability is affected if any condition specified in Section 8.2.2 and Section 8.2.3 has been exceeded.

8.2.1 Moisture Sensitivity Level (MSL)

A package's MSL indicates its ability to withstand exposure after it is removed from its shipment bag, a low MSL device sample can be exposed on the factory floor longer than a high MSL device sample. Table 8-3 defines all MSL.



The D1-H device samples are classified as MSL3.

Table 8-3 MSL Summary

MSL	Out-of-bag floor life	Comments
1	Unlimited	≤30°C / 85%RH
2	1 year	≤30°C / 60%RH
2a	4 weeks	≤30°C / 60%RH
3	168 hours	≤30°C / 60%RH
4	72 hours	≤30°C / 60%RH



MSL	Out-of-bag floor life	Comments
5 ,465 ,465	48 hours	≤30°C / 60%RH
5a	24 hours	≤30°C / 60%RH
6	Time on Label (TOL)	≤30°C / 60%RH

8.2.2 Bagged Storage Conditions

Table 8-4 defines the shelf life of the D1-H device samples.

Table 8-4 Bagged Storage Conditions

Packing mode	Vacuum packing
Storage temperature	20-26°C
Storage humidity	40%-60%RH 1000 11000 11000 11000 11000 11000 11000 11000
Shelf life	12 months

8.2.3 Out-of-bag Duration

It is defined by the device MSL rating. The out-of-bag duration of the D1-H is as follows.

Table 8-5 Out-of-bag Duration

Storage temperature	20–26°C
Storage humidity	40%–60%RH
Moisture sensitive level (MSL)	3
Floor life (b) (b) (b)	168 hours 166 166 166 166 166 166 166 166 166 16

For no mention of storage rules in this document, refer to the latest IPC/JEDEC J-STD-020C.

8.3 Baking

It is not necessary to bake the D1-H if the conditions specified in Section 8.2.2 and Section 8.2.3 have not been exceeded. It is necessary to bake the D1-H if any condition specified in Section 8.2.2 and Section 8.2.3 has been exceeded.



It is necessary to bake the D1-H if the storage humidity condition has been exceeded, we recommend that the device sample removed from its shipment bag for more than 2 days shall be baked to guarantee production.

Baking conditions: 125°C, 8 hours, nitrogen protection. Note that the baking should not exceed 1 times due to

a risk of deformation.





9 Reflow Profile

All Allwinner chips provided for clients are lead-free RoHS-compliant products.

The reflow profile recommended in this document is a lead-free reflow profile that is suitable for pure lead-free technology of lead-free solder paste. If customers need to use lead solder paste, contact Allwinner FAE.

Figure 9-1 shows the appropriate reflow profile.

Figure 9-1 Lead-free Reflow Profile




Table 9-1 Lead-free Reflow Profile Conditions

	QTI typical SMT reflow profile conditions(for reference only)		
	Step	Reflow condition	
Environment	N2 purge reflow usage (yes/no)	Yes, N2 purge used	
	If yes, O2 ppm level	O2 < 1500 ppm	
А	Preheat ramp up temperature range	25°C -> 150°C	
В	Preheat ramp up rate	1.5~2.5 °C/sec	
С	Soak temperature range	150°C -> 190°C	
D	Soak time	80–110 sec	
Е	Liquidus temperature	217°C	
F	Time above liquidus	60–90 sec	

Copyright © Allwinner Technology Co., Ltd. All Rights Reserved.






	QTI typical SMT reflow profile conditions(for reference only)			
"49EL "49EL "49EL	Step	Reflow condition		
G	Peak temperature	240–250°C		
Н	Cool down temperature rate	≤4°C/sec		

The method of measuring the reflow soldering process is as follows.

Fix the thermocouple probe of the temperature measuring line at the connection point between the pin (solderable end) of the packaged device and the pad by using high-temperature solder wire or high-temperature tape, fix the packaged device at the pad by using high-temperature tape or other methods, and cover over the thermocouple probe. See Figure 9-2.

Figure 9-2 Measuring the Reflow Soldering Process



NOTE

To measure the temperature of the QFP-packaged chip, place the temperature probe directly at the pin.

If possible, the more accurate measuring way is to drill the packaged device, or drill the PCB, and fix the thermocouple probe through the drilled hole at the pad.



10 FT/QA/QC Test




FT test is the finished product testing after the chip is packaged, and it is a functional test of all modules for each produced chip.

10.2 QA Test

QA test is a system-level sampling test for good-quality chips. According to the application level of the chip, a certain percentage of good-quality chips are selected for system-level testing to make the chip work in a typical application scenario, and judge whether the chip works normally in this scenario.

10.3 QC Test





11 Part Marking

Figure 11-1 D1-H Marking




Table 11-1 describes the D1-H marking definitions.

Table 11-1 D1-H Marking Definitions

No.	Marking	Description	Fixed/Dynamic
1	ALLWINNER	Allwinner logo or name	Fixed
2	D1-H	Product name	Fixed
3	LLLLLAA	Lot number	Dynamic
4	XXX1	Date code	Dynamic





Copyright©2022 Allwinner Technology Co.,Ltd. All Rights Reserved.

This documentation is the original work and copyrighted property of Allwinner Technology Co.,Ltd ("Allwinner"). No part of this document may be reproduced, modify, publish or transmitted in any form or by any means without prior written consent of Allwinner.

Trademarks and Permissions

Allwinner and the Allwinner logo (incomplete enumeration) are trademarks of Allwinner Technology Co.,Ltd. All other trademarks, trade names, product or service names mentioned in this document are the property of their respective owners.

Important Notice and Disclaimer

The purchased products, services and features are stipulated by the contract made between Allwinner Technology Co.,Ltd ("Allwinner") and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Please read the terms and conditions of the contract and relevant instructions carefully before using, and follow the instructions in this documentation strictly. Allwinner assumes no responsibility for the consequences of improper use (including but not limited to overvoltage, overclock, or excessive temperature).

The information in this document is provided just as a reference or typical applications, and is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents. Allwinner is not responsible for any damage (including but not limited to indirect, incidental or special loss) or any infringement of third party rights arising from the use of this document. All statements, information, and recommendations in this document do not constitute a warranty or commitment of any kind, express or implied.

No license is granted by Allwinner herein express or implied or otherwise to any patent or intellectual property of Allwinner. Third party licences may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licences. Allwinner shall not be liable for any licence fee or royalty due in respect of any required third party licence. Allwinner shall have no warranty, indemnity or other obligations with respect to third party licences.





Copyright © 2022 Allwinner Technology Co.,Ltd. All Rights Reserved.

Allwinner Technology Co.,Ltd.

No.9 Technology Road 2, High-Tech Zone,

Zhuhai, Guangdong Province, China

Contact US:

Service@allwinnertech.com

www.allwinnertech.com