



Security B  
TSMC restricted

# N3 Set “ppitch” As Trace Property




## LVSRCCE/TSMC

September 4, 2020



# ppitch

- “ppitch” instance parameter extraction is based on PO\_P51(17;92)
- Set “ppitch” as trace property
- All core MOS devices in source netlist have to have “ppitch” parameter for LVS comparison.




# Switches Settings

- **LVS\_REDUCE\_PARALLEL\_MOS switch**
  - Turn on this switch to enable MOS parallel reduction function.
  - For core MOS, “PPITCH” , and “L” need to be the same to enable reduction.
  - For other MOS, “L” need to be the same to enable reduction.
  - This switch default is OFF
- **LVS\_REDUCE\_SPLIT\_GATES switch**
  - Turn on this switch to enable MOS simple split gate reduction function.
  - This switch default is OFF.


# MOS Parallel Reduction Cases

(Turn on LVS\_REDUCE\_PARALLEL\_MOS)

- Core case1: Same ppitch value for reduction



- Core case2: Different ppitch values will not reduce



Will **NOT** reduce


# Split Gate Reduction Cases

(Turn on LVS\_REDUCE\_SPLIT\_GATES)

- Core case1: Same ppitch value for reduction



- Core case2: Different ppitch values will not reduce



Will **NOT** reduce