## **GA-970A-D3**

Revision: 1.01

PAGE	TITLE
FAGL	11166

PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A
09	DDRIII CHANNEL B
10	RD980 HT-LINK I/F
11	RD980 PCIE I/F ,SWITCH
12	RD980 SYSTEM I/F
13	RD980 STRAPS ,SPMEM, POWER, GND
14	RTM880T-793
15	SB950 PCIE/PCI/CPU/LPC
16	SB950 ACPI/USB/GPIO/AUDIO
17	SB950 SATA/SPI/IDE/HWM
18	SB950 POWER & GND
19	PCI EXPRESS x16
20	PCI_E x1 SLOT 1,2,3
21	PCI SLOT 1, 2
22	IT8720 JX LPC IO ,Dual-BIOS ,TPM
23	COM, F_USB, R_USB, I_PWR
24	ALC889R CODEC
25	AUDIO JACK

PAGE	TITLE
26	FAN/HWMO KB/MS
27	ATX, FRONT PANEL ,EC
28	VCORE (PWMISL6329+6609)
29	POWER SEQUENCE ,VCC18 ,EUP
30	NB/SB POWER, VCC12HT, VDDA25 ,VCC12_DUAL
31	ETRON EJ168 F_USB30
32	PCIE X4, R_USB
33	REALTEK RTL8111E
	K .



## **Model Name:GA-970A-D3**

## **Component value change history**


Version: 1.01
P-Code: U98094-0

		<u> </u>	P-Code: U98094-0
Date	Change	e Item	Reason
2011.03.10	0.1 9M970AD3-00-01		
2011.03.11	0.1 9M970AD3-00-01A		
2011.05.09	9M970AD3-00-10A	PCB Ver 1.0	
2011.05.10	9M970AD3-00-10B	PCB Ver 1.01	
			<u> </u>
			600
			• 0
			<b>1</b> 7 7

## Circuit or PCB layout change for next version

Date	Change Item	Reason
	0.1	
2011.02.22	Modify from GA-990XA-UD3	
	移除 PCIEx8, 1394, Front USB3	
	增加PCIEx1_3	
	Vcore change 4+1 power pake 6329+6609	>
2011.03.11	修改CPU Vcore OCP與RC 電阻值	
	修改超電壓由每格10mV改爲5mV	
2011.03.14	6329 PIN GVOT.PVCC add P-H VCC	
	USB3.0 Fuse 3.0A change 3.5A	
	OPTICAL add 0.1uF(第近OPTICAL)	
	LAN:8111E LA_VD33 add 0.1uF+4.7uF	
2011.05.09	change M2CPU科號12KRC-04K812-31R_12KRC-04K812-32R]	
	820uF change 560uF	
2011.05.10	cheang ddr dimm文字面順序1.2.3.4->4.2.3.1	
	7	

<b>GIGABYT</b>	E.			
Title				
BOM &	PCB HISTO	ORY		
Size Document Number	•			Rev
Custom GA-970	0A-D3			1.01
Date: Monday, May 16, 2011	Sheet	2	of	36



```
✓ L0_CADIN_L[0..15] 10

-- L0_CADOUT_L[0..15] 10
 L0_CADOUT_H[0..15] 10
```

```
Gisabyte Contidential.
                     M2CPUA
                                            L0_CLKIN_H1 N6
L0_CLKIN_H1 Nb L0_CLKIN_H(1)
L0_CLKIN_H0 N3 L0_CLKIN_H(0)
L0_CLKIN_H0 N3 L0_CLKIN_H(0)
               N2 L0_CLKIN_L(0)
                                            L0 CTLIN L1 V5
L0 CTLIN H0 U1
L0 CTLIN L0 V1 L0 CTLIN L(1)
L0 CTLIN L(1)
 LO_CADIN_H15 U6 LO_CADIN_H(15)
0 CADIN H19 Ub

10 CADIN L15 V6

10 CADIN H14 T4

10 CADIN L14 T5


10 CADIN H13 T6


10 CADIN L13 T6

10 CADIN L13 T6
                                            LO CADOUT H(15)
                                            L0_CADOUT_H(15)
L0_CADOUT_L(15)
L0_CADOUT_H(14)
                                            1.0 CADOUT 1(14)
                                            L0_CADOUT_H(13)
                                            LO CADOUT L(13)
                      LO CADIN L(13)
               P5 L0_CADIN_L(13)
L0_CADIN_H(12)
L0_CADIN_L(12)
                                            L0_CADOUT_H(12)
L0_CADOUT_L(12)
          LO_CADIN_H(11)
        IN_H11 M4
IN_L11 M5
IN_H10 L6
L0_CADIN_H(11)
L0_CADIN_H(10)
                                            LO CADOUT H(11
                                             LO CADOUT I (11
            19 K4 L0_CADIN_L(10)
19 K5 L0_CADIN_L(9)
L0_CADIN_L(9)
L0_CADIN_L(9)
L0_CADIN_L(8)
                                            LO CADOUT L(10)
                                             L0_CADOUT_H(9)
L0_CADOUT_L(9)
L0_CADOUT_H(8)
         N_L8 K6 L0_CADIN_L(8)
                                             1.0 CADOUT 1(8)
      ADIN_H7 U3
ADIN_L7 U2
                                             L0_CADOUT_H(7)
         N H6 R1
N L6 T1
N H5 P3
                                             L0_CADOUT_L(7)
L0_CADOUT_H(6)
L0_CADOUT_L(6)
         IN_H5 R3
IN_L5 R2
IN_H4 N1
IN_L4 P1 L0_CADIN_L(5)
L0_CADIN_L(5)
L0_CADIN_H(4)
                                             LO CADOUT H(5)
                                             L0_CADOUT_L(5)
L0_CADOUT_H(4)
                     LO CADIN L(4)
                                              LO CADOUT L(4)
          L3 M1 L0_CADIN_L(3)
                                             L0_CADOUT_H(3)
L0_CADOUT_L(3)
        LO CADOUT H(2)
                                             L0_CADOUT_L(2)
L0_CADOUT_H(1)
        IN H1 J1 L0_CADIN_H(1)
IN H0 J3
IN L0 CADIN_H(1)
L0_CADIN_H(1)
L0_CADIN_H(1)
L0_CADIN_H(1)
                                             L0_CADOUT_H(1)
L0_CADOUT_L(1)
AG3
AH1
                L0_CADIN_L(0)
                                             L0_CADOUT_L(0)
```

CPU-SK/942AM3b/S/GF/[10SC1-A01942-01R\_10SC1-A01942-02R]

CPU VDD RUN = VCORE CPU VDDA RUN = VDDA25 VLDT RUN = VCC12 HT CPU VDDIO SUS = DDR15V CPU VDDR = CPU VDDR12





<b>GIGABY</b>	TE"	
CPU HYPER TRANSPORT		
Size Document Number	Rev	
Custom GA-	70A-D3 1.01	
Date: Tuesday, May 10, 2011	Sheet 4 of 36	

