

**Revision : 1.01**

PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A
09	DDRIII CHANNEL B
10	RD980 HT-LINK I/F
11	RD980 PCIE I/F ,SWITCH
12	RD980 SYSTEM I/F
13	RD980 STRAPS ,SPMEM, POWER, GND
14	RTM880T-793
15	SB950 PCIE/PCI/CPU/LPC
16	SB950 ACPI/USB/GPIO/AUDIO
17	SB950 SATA/SPI/IDE/HWM
18	SB950 POWER & GND
19	PCI EXPRESS x16
20	PCI_E x1 SLOT 1,2,3
21	PCI SLOT 1, 2
22	IT8720 JX LPC IO ,Dual-BIOS ,TPM
23	COM, F_USB, R_USB, I_PWR
24	ALC889R CODEC
25	AUDIO JACK

[illegible]

**Model Name:GA-970A-D3**

### Component value change history

Version: 1.01

P-Code: U98094-0

[illegible]

### Circuit or PCB layout change for next version

[illegible]

Title

## BOM & PCB HISTORY

Size	
Custom	


Document Number

GA-970A-D3


Rev	1.01
-----	------

Date: Monday, May 16, 2011

Sheet 2 of 36




L0\_CADIN\_L[0..15] <L0\_CADIN\_L[0..15] 10  
L0\_CADIN\_H[0..15] <L0\_CADIN\_H[0..15] 10  
L0\_CADOUT\_L[0..15] <L0\_CADOUT\_L[0..15] 10  
L0\_CADOUT\_H[0..15] <L0\_CADOUT\_H[0..15] 10




CPU-SK/942AM3b/S/GF/10SC1-A01942-01R\_10SC1-A01942-02R]

CPU\_VDD\_RUN = VCORE  
CPU\_VDDA\_RUN = VDDA25  
VLDT\_RUN = VCC12\_HT  
CPU\_VDDIO\_SUS = DDR15V  
CPU\_VDDR = CPU\_VDDR12




VLDT\_A = VCC12\_HT  
VLDT\_B = HT12B



M2CPU  
AM3RM/SC/BL/MB/12KRC-04K812-31R\_12KRC-04K812-32R]





GIGABYTE™			
Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	4 of 36






GIGABYTE			
CPU DDRIII MEMORY			
Title	CPU DDRIII MEMORY		Rev
Size	Document Number	GA-970A-D3	1.01
Custom			
Date:	Tuesday, May 10, 2011	Sheet	5 of 36




VLDT\_RUN\_B is connected to the VLDT\_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.




H22 Missing pins on package and socket used for mechanical keying. =>AM3















U3B

## PART 2/5

EXP A\_RXP15 N6  
EXP A\_RXN15 N5  
EXP A\_RXP14 M4  
EXP A\_RXN14 L6  
EXP A\_RXP13 L5  
EXP A\_RXN12 K5  
EXP A\_RXP12 K4  
EXP A\_RXN11 J6  
EXP A\_RXN11 J5  
EXP A\_RXP10 H4  
EXP A\_RXN10 H4  
EXP A\_RXP9 G6  
EXP A\_RXN9 G5  
EXP A\_RXP8 F5  
EXP A\_RXN8 F4  
EXP A\_RXP7 D2  
EXP A\_RXN7 D1  
EXP A\_RXP6 B5  
EXP A\_RXN6 C5  
EXP A\_RXP5 D6  
EXP A\_RXN5 E6  
EXP A\_RXP4 E7  
EXP A\_RXN4 F7  
EXP A\_RXP3 D8  
EXP A\_RXN3 E8  
EXP A\_RXP2 E9  
EXP A\_RXN2 F9  
EXP A\_RXP1 D10  
EXP A\_RXN1 E10  
EXP A\_RXP0 E11  
EXP A\_RXN0 F11

PCIE  
GPP1

GPP1\_RX15P  
GPP1\_RX15N  
GPP1\_RX14P  
GPP1\_RX14N  
GPP1\_RX13P  
GPP1\_RX13N  
GPP1\_RX12P  
GPP1\_RX12N  
GPP1\_RX11P  
GPP1\_RX11N  
GPP1\_RX10P  
GPP1\_RX10N  
GPP1\_RX9P  
GPP1\_RX9N  
GPP1\_RX8P  
GPP1\_RX8N  
GPP1\_RX7P  
GPP1\_RX7N  
GPP1\_RX6P  
GPP1\_RX6N  
GPP1\_RX5P  
GPP1\_RX5N  
GPP1\_RX4P  
GPP1\_RX4N  
GPP1\_RX3P  
GPP1\_RX3N  
GPP1\_RX2P  
GPP1\_RX2N  
GPP1\_RX1P  
GPP1\_RX1N  
GPP1\_RX0P  
GPP1\_RX0N

GPP1\_TX15P  
GPP1\_TX15N  
GPP1\_TX14P  
GPP1\_TX14N  
GPP1\_TX13P  
GPP1\_TX13N  
GPP1\_TX12P  
GPP1\_TX12N  
GPP1\_TX11P  
GPP1\_TX11N  
GPP1\_TX10P  
GPP1\_TX10N  
GPP1\_TX9P  
GPP1\_TX9N  
GPP1\_TX8P  
GPP1\_TX8N  
GPP1\_TX7P  
GPP1\_TX7N  
GPP1\_TX6P  
GPP1\_TX6N  
GPP1\_TX5P  
GPP1\_TX5N  
GPP1\_TX4P  
GPP1\_TX4N  
GPP1\_TX3P  
GPP1\_TX3N  
GPP1\_TX2P  
GPP1\_TX2N  
GPP1\_TX1P  
GPP1\_TX1N  
GPP1\_TX0P  
GPP1\_TX0N

N3 EXP A\_TXP15  
M2 EXP A\_TXN15  
M1 EXP A\_TXN14  
L3 EXP A\_TXP13  
L2 EXP A\_TXN13  
K2 EXP A\_TXP12  
K1 EXP A\_TXN12  
J3 EXP A\_TXP11  
J2 EXP A\_TXN11  
H2 EXP A\_TXP10  
H1 EXP A\_TXN10  
G3 EXP A\_TXP9  
G2 EXP A\_TXN9  
F2 EXP A\_TXP8  
F1 EXP A\_TXN8  
E3 EXP A\_TXP7  
E2 EXP A\_TXN7  
A4 EXP A\_TXP6  
B4 EXP A\_TXN6  
A6 EXP A\_TXP5  
B6 EXP A\_TXN5  
B7 EXP A\_TXP4  
C7 EXP A\_TXN4  
A8 EXP A\_TXP3  
B8 EXP A\_TXN3  
B9 EXP A\_TXP2  
C9 EXP A\_TXN2  
A10 EXP A\_TXP1  
B10 EXP A\_TXN1  
B11 EXP A\_TXP0  
C11 EXP A\_TXN0

AC9  
AD9  
AE8  
AC7  
AD7  
AE6  
AE5  
AG5  
AE2  
AD2  
AD1  
AB5  
AB4  
AA6  
AA5  
Y5  
Y4  
W6  
W5  
V5  
V4  
U6  
U5  
T5  
T4  
R6  
R5  
P5  
P4

PCIE  
GPP2

GPP2\_RX15P  
GPP2\_RX15N  
GPP2\_RX14P  
GPP2\_RX14N  
GPP2\_RX13P  
GPP2\_RX13N  
GPP2\_RX12P  
GPP2\_RX12N  
GPP2\_RX11P  
GPP2\_RX11N  
GPP2\_RX10P  
GPP2\_RX10N  
GPP2\_RX9P  
GPP2\_RX9N  
GPP2\_RX8P  
GPP2\_RX8N  
GPP2\_RX7P  
GPP2\_RX7N  
GPP2\_RX6P  
GPP2\_RX6N  
GPP2\_RX5P  
GPP2\_RX5N  
GPP2\_RX4P  
GPP2\_RX4N  
GPP2\_RX3P  
GPP2\_RX3N  
GPP2\_RX2P  
GPP2\_RX2N  
GPP2\_RX1P  
GPP2\_RX1N  
GPP2\_RX0P  
GPP2\_RX0N

GPP2\_TX15P  
GPP2\_TX15N  
GPP2\_TX14P  
GPP2\_TX14N  
GPP2\_TX13P  
GPP2\_TX13N  
GPP2\_TX12P  
GPP2\_TX12N  
GPP2\_TX11P  
GPP2\_TX11N  
GPP2\_TX10P  
GPP2\_TX10N  
GPP2\_TX9P  
GPP2\_TX9N  
GPP2\_TX8P  
GPP2\_TX8N  
GPP2\_TX7P  
GPP2\_TX7N  
GPP2\_TX6P  
GPP2\_TX6N  
GPP2\_TX5P  
GPP2\_TX5N  
GPP2\_TX4P  
GPP2\_TX4N  
GPP2\_TX3P  
GPP2\_TX3N  
GPP2\_TX2P  
GPP2\_TX2N  
GPP2\_TX1P  
GPP2\_TX1N  
GPP2\_TX0P  
GPP2\_TX0N

AF9  
AG9  
AG8  
AH8  
AF7  
AG7  
AG6  
AH6  
AG4  
AH4  
AE3  
AE2  
AC3  
AC2  
AB2  
AB1  
AA3  
AA2  
Y2  
Y1  
W3  
W2  
V2  
V1  
U3  
U2  
T2  
T1  
R3  
R2  
P2  
P1

AD11  
AC11  
AE12  
AD12  
AD13  
AC13  
AE14  
AD14  
AD15  
AC15  
AE16  
AD16  
AD17  
AC17  
AE18  
AD18  
AD19  
AC19  
AH20  
AG20

PCIE  
GPP3

GPP3\_RX9P  
GPP3\_RX9N  
GPP3\_RX8P  
GPP3\_RX8N  
GPP3\_RX7P  
GPP3\_RX7N  
GPP3\_RX6P  
GPP3\_RX6N  
GPP3\_RX5P  
GPP3\_RX5N  
GPP3\_RX4P  
GPP3\_RX4N  
GPP3\_RX3P  
GPP3\_RX3N  
GPP3\_RX2P  
GPP3\_RX2N  
GPP3\_RX1P  
GPP3\_RX1N  
GPP3\_RX0P  
GPP3\_RX0N

GPP3\_TX9P  
GPP3\_TX9N  
GPP3\_TX8P  
GPP3\_TX8N  
GPP3\_TX7P  
GPP3\_TX7N  
GPP3\_TX6P  
GPP3\_TX6N  
GPP3\_TX5P  
GPP3\_TX5N  
GPP3\_TX4P  
GPP3\_TX4N  
GPP3\_TX3P  
GPP3\_TX3N  
GPP3\_TX2P  
GPP3\_TX2N  
GPP3\_TX1P  
GPP3\_TX1N  
GPP3\_TX0P  
GPP3\_TX0N

AH10  
AG10  
AE11  
AE11  
AH12  
AG12  
AG13  
AE13  
AH14  
AG14  
AG15  
AG15  
AH16  
AG16  
AG17  
AH18  
AG18  
AG19  
AF19

PCI\_E slot TX need CAP close to slot side

GPP TX5P C NC4 0.1u/4/X7R/16V/K  
GPP TX5N C NC3 0.1u/4/X7R/16V/K  
GPP TX4P C NC6 0.1u/4/X7R/16V/K  
GPP TX4N C NC5 0.1u/4/X7R/16V/K  
GPP TX2P C NC10 0.1u/4/X7R/16V/K  
GPP TX2N C NC9 0.1u/4/X7R/16V/K  
GPP TX1P C NC20 0.1u/4/X7R/16V/K  
GPP TX1N C NC19 0.1u/4/X7R/16V/K  
GPP TX0P C NC2 0.1u/4/X7R/16V/K  
GPP TX0N C NC1 0.1u/4/X7R/16V/K

EXP A\_TXP0\_15I &gt;&gt;&gt; EXP\_A\_TXP[0..15] 18

EXP A\_TXN0\_15I &gt;&gt;&gt; EXP\_A\_TXN[0..15] 18

EXP A\_RXP0\_15I &gt;&gt;&gt; EXP\_A\_RXP[0..15] 18

EXP A\_RXN0\_15I &gt;&gt;&gt; EXP\_A\_RXN[0..15] 18

19 PCIE5\_IP  
19 PCIE5\_IN  
33 ML\_IP  
33 ML\_IN  
19 PCIE2\_IP  
19 PCIE2\_IN  
19 PCIE1\_IP  
19 PCIE1\_IN  
31 USB3\_IP  
31 USB3\_IN

14 A\_RX3P  
14 A\_RX3N  
14 A\_RX2P  
14 A\_RX2N  
14 A\_RX1P  
14 A\_RX1N  
14 A\_RX0P  
14 A\_RX0N

PCIE  
ALINK

SB\_RX3P  
SB\_RX3N  
SB\_RX2P  
SB\_RX2N  
SB\_RX1P  
SB\_RX1N  
SB\_RX0P  
SB\_RX0N

SB\_TX3P  
SB\_TX3N  
SB\_TX2P  
SB\_TX2N  
SB\_TX1P  
SB\_TX1N  
SB\_TX0P  
SB\_TX0N

AG22 A\_TX3P C NC11 0.1u/4/X7R/16V/K  
AH22 A\_TX3N C NC12 0.1u/4/X7R/16V/K  
AE21 A\_TX2P C NC14 0.1u/4/X7R/16V/K  
AG21 A\_TX2N C NC13 0.1u/4/X7R/16V/K  
AE23 A\_TX1P C NC15 0.1u/4/X7R/16V/K  
AG23 A\_TX1N C NC16 0.1u/4/X7R/16V/K  
AG24 A\_TX0P C NC18 0.1u/4/X7R/16V/K  
AH24 A\_TX0N C NC17 0.1u/4/X7R/16V/K

PLACE THESE CAP CLOSE TO NB.


NB\_VCC  
NR2 1.27K/4/1 AE20  
NR3 1.82K/4/1 AD20  
NR4 1.27K/4/1 AE10  
NR5 1.82K/4/1 AD10  
NR6 1.27K/4/1 F14  
NR7 1.82K/4/1 E14


RX980/BGA892

GIGABYTE®

Title  
RS780 PCIE I/F\_SwitchSize Document Number  
Custom GA-970A-D3Rev  
1.01

Date: Tuesday, May 10, 2011 Sheet 11 of 36






- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

Place R800/801 less than 500 mills away from U800  
R851 less than 100 mills away from R800/801  
route CPU clock as 100ohm differential pair

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

\* the GFX\_REFCLK input is required for all cases



	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R





REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK






PLACE THESE PCIE AC COUPLING CAPS CLOSE TO SB850

S.B HEATSINK







PCI EXPRESS INTERFACES

CLOCK GENERATOR



Low: Force PCIE GEN1, Up: Allow PCIE GEN2




CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL

NOT ADD ICT FOR RTCVDD PIN

GIGABYTE

ATI SB700 PCIE/PCI/CPU/LPC		
Document Number	Rev	1.01
GA-970A-D3		
Date: Tuesday, May 10, 2011	Sheet 14	of 36









PLACE SATA CAL  
RES VERY CLOSE  
TO BALL OF U600

**NOTE:**

R650 IS 1K 1% FOR 25MHz  
XTAL, 4.99K 1% FOR 100MHz  
INTERNAL CLOCK

VCC\_SBC

PR75 1K/4/1  
PR74 931/4/1

SATA\_CALRP  
SATA\_CALRN

AB14  
AA14

SATA\_CALRP  
SATA\_CALRN

AD11

SATA\_ACT#/GPIO67

SATA\_X1

AD16

SATA\_X1

SATA\_X2

AC16

SATA\_X2

SPI DI

PR70 22/4

SPI DO

PR71 22/4

SPI CLK

PR72 22/4

SPI CS\_ITE

PR73 22/4

SPI DI

J5

SPI DO

K2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

SPI CLK

K4

26

-SATA\_LED

-SATA\_LED

AD11

SATA\_ACT#/GPIO67

SATA\_X1

AD16

SATA\_X1

SATA\_X2

AC16

SATA\_X2

SPI DI

PR70 22/4

SPI DO

PR71 22/4

SPI CLK

PR72 22/4

SPI CS\_ITE

PR73 22/4

SPI DI

J5

SPI DO

K2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

SPI CLK

K4

SPI CS\_ITE

K9

TP5

SATA\_X1

AD16

SATA\_X1

SATA\_X2

AC16

SATA\_X2

SPI DI

PR70 22/4

SPI DO

PR71 22/4

SPI CLK

PR72 22/4

SPI CS\_ITE

PR73 22/4

SPI DI

J5

SPI DO

K2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

TP7

SATA\_X2

AC16

SATA\_X2

SPI DI

PR70 22/4

SPI DO

PR71 22/4

SPI CLK

PR72 22/4

SPI CS\_ITE

PR73 22/4

SPI DI

J5

SPI DO

K2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

SPI CLK

K4

SPI CS\_ITE

K9

SPI DI

G2

SPI DO

G2

SPI CLK

K4

SPI CS\_ITE

SB SPI DI

PR70 22/4

SB SPI DO

PR71 22/4

SB SPI CLK

PR72 22/4

SB SPI CS\_ITE

PR73 22/4

SB SPI DI

J5

SB SPI DO

K2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

21

-SB\_SPI\_CS\_ITE

-SB\_SPI\_CS\_ITE

PR73 22/4

SB SPI DI

J5

SB SPI DO

K2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

SB SPI DI

PR70 22/4

SB SPI DO

PR71 22/4

SB SPI CLK

PR72 22/4

SB SPI CS\_ITE

PR73 22/4

SB SPI DI

J5

SB SPI DO

K2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

SB SPI DI

PR70 22/4

SB SPI DO

PR71 22/4

SB SPI CLK

PR72 22/4

SB SPI CS\_ITE

PR73 22/4

SB SPI DI

J5

SB SPI DO

K2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO

G2

SB SPI CLK

K4

SB SPI CS\_ITE

K9

SB SPI DI

G2

SB SPI DO


G2

SB SPI CLK

K4

SB SPI CS\_ITE</





**GIGABYTE**

Title  
**PCI EXPRESS X 16 ,X1**



Size Document Number  
Custom **GA-970A-D3**

Rev  
**1.01**

Date: Tuesday, May 10, 2011 Sheet 18 of 36




PCI SLOT 1,2
--------------









# FRONT SIDE USB2



# FRONT SIDE USB1




# REAR USB






Please close Rear USB

# I-Phone charger circuit








# DEFAULT H, STABBY POWER







	ALC892R	ALC889	ALC889A
CR16	X	X	O
CR24	X	X	O
CR25	X	O	O
CBC42	10uF/X5R	X	X
CR2	20K/1%	20K/1%	20K/0.1%
CR9	O	O	X
CR10	X	X	O
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR27/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	66 ohm or lower	75 ohm








For Audio precision test




A3R7/13P/B/[11NR6-403006-01\_11NR6-403006-02]  
3R7+15P/[11NR6-403004-11]

SPDIF




Copyright Reserved




A3R7/13P/0BG/[11NR6-403006-71]  
3R7+15P/[11NR6-403004-31]


LINE OUT  
FRONT OUT




LINE-IN




MIC




SURROUND



CEN/LFE









SURR BACK




GIGABYTE










Title		
AUDIO JACK		
Size	Document Number	Rev
Custom	GA-970A-D3	1.01
Date:	Tuesday, May 10, 2011	Sheet 24 of 36

## Hardware Monitor circuits





## KB & USB











For Seasonic 900W Power supply cant Boot issue









Patch AMD Validation  
VDDA25 & VCC12\_HT  
power sequence













## PCIE-1G LAN

要用1% 的電阻,trace不能太長,建議在200 mil以內



**USB LAN CONNECTOR**

P35-152-19W9





## USB\_LAN

RTL8101E:LR38/LC5/LR43/LC6-->0



```
RTL8111C:LC6-->0
```

RTL8102E:LC5/LC6-->0



```
RTL8101E :L1+L10-->AVDD18+0.1U(BIOS DISABLE MDI-X FUNCTION)
```

```
1G :USB+LAN/1G/GO,Y/OS/RA/D/1
100M:USB+LAN/100/GO,Y/OS/RA/D/1
```



GIGABYTE™

Title			
<b>REALTK RTL8111C</b>			
Size	Document Number	Rev	
Custom	<b>GA-970A-D3</b>	<b>1.01</b>	
Date:	Tuesday, May 10, 2011	Sheet	34 of 36