ESE 507

Project 2: Matrix Vector Multiplication

Lars Folkerts and Xuan Chen

October 26th 2015

## 1.1 Questions

a) Multiplying a 3x3 matrix with a 1x 3 vector requires:

9 multiplications

+ 6 additions

15 total operations

Multiplying a k x k matrix with a 1xk vector requires

k2 multiplications

+ (k2  - k) additions

(2k2 - k) total operations

b) The control module works based on the following chart on the next page.

c) The testbench module is straight forward. First we reset the system, then assert the start signal. Then we send random 8 bit inputs to data\_in, one for each clokc cycle. These inputs include 9 inputs for the 3x3 matrix [lines 55-65] and 3 inputs for the 1x3 vector [lines 67-73]. We also print these values to the file *test\_input.txt* as we receive them for additional hand verification.

Now that the inputs are generated, we can and do calculate the expected outputs directly in the testbench. These solutions are printed in *test\_solution.txt* for hand verification. The simplefied solution code is:

for (j = 0; j < MAT\_SCALE; j++) begin

y[j] = 0;

for (k = 0; k < MAT\_SCALE; k++) begin

y[j] = y[j] + a[j \* MAT\_SCALE + k] \* x[k];

end

end

Then we finally run the clock until our module is done with its calculation. We read the outputs from our module and compare this with out test solution. The outputs are reported in *test\_output.txt* for hand verification. If the results are different, we report an error and abort. We continue this for a number of iterations, currently 1000, and if all the tests pass we report that our testing was successful and close.

d) View Table 1 for a comparison of power and area for different frequencies.

Max Frequency: 1/1.17ns = 854MHz

Critical Path: Memory Write

Startpoint: mat\_mult\_data\_path/mem\_a/data\_out\_reg[1]

Endpoint: mat\_mult\_data\_path/mem\_y/mem\_reg[1][12]

e) It takes 25 time cycles to perform one operation. View Illustration 2 for details on the number of clock cycles per operation.

f) The area-delay product is displayed in Table 1.

g) Energy per operation = 1050.7uW \* 1.17ns = 1229.3 fJ

Energy per 3x3 matrix multiplication = 1229.3 fJ \* 27 ops = 33.2 pJ

h) Number of computational cycles = 9 multiply adds

From 1.1a, number of arithmatic operations = 15

Energy per arithmetic operation = 1229.3 fJ \* 9/15 = 737.6 fJ




Illustration 1: Control Path Logic

The above image illustrates our control path. The control path will stay in a state until the appropriate signal is set or condition is met. This can be an input from the overall system (i.e. start) or it can be a condition from the data path (e.g. X index = k). The \*\* symbol menas that this path take precedence. Also, Immediate means the control path switches from one state to another immediately, only staying in the state for 1 clock cycle.

The operations in purple are completed by the datapath, but it helps to see what the overall system is doing base on the control path signals.

Made with MS Visio





Illustration 2: Timing Diagram


*The first number in the set represents the amount of time cycles T the control path stays in that state. For states that are reentrant, we show the N x T, where N is the number of times the state is reentered.*

*The second number in the set represents the time t at which the control path leaves that state. For states that are reentrant, we show {t0, t1, ...} for each time the control path leaves that state.*

*Below this numerical data, we generalized this data for multiplying a kxk matrix with a 1xk vector. We added the variable n to reentrant states to represent the number of times the user has entered the state. The the values for each tn in the above {t0, t1, ...} sets can be calculated.*

*Made with MS Visio.*

Illustration 3: Generated FSM with State Variables

Table 1: Area and power over a range of tested frequencies. There are differences between the two circuits. This is slightly unexpected. It is likely that the circuitry for k=4 adds an extra bit. For example, for k = 3, the incrementers would overflow at k=00**11** or k2=**1001**; for k=4, this becomes k=0**100** or k2=**1 0000.**

## 1.2 Questions

Since our module is generic, all we needed to do was change parameter MAT\_SCALE from 3 to 4 for multiplying bigger matrices.

d) View Table 1 for a comparison of power and area for different frequencies.

Max Frequency: 1/1.14ns = 877.2MHz

Critical Path: Memory write

Startpoint: mat\_mult\_data\_path/mem\_a/data\_out\_reg[1]

Endpoint: mat\_mult\_data\_path/mem\_y/mem\_reg[1][12]

e) Based on Illustration 2, we can plug in for k=4

2k2+3k = 2(4)2+3(4) = 44 operations

f) The area-delay product is displayed in Table 1.

g) Energy per operation = 1443.6uW \* 1.14ns = 1645.7 fJ

Energy per 4x4 matrix multiplication = 1645.7 fJ \* 44 ops = 72.4 pJ

h) Number of computational cycles = 16 multiply adds

From 1.1a, k=4, number of arithmetic operations = 16 multiplies + 12 adds = 28 ops


Energy per arithmetic operation = 1645.7 fJ \* 16/28 = 940.4 fJ

## 1.3 Questions

a) We did several things to boost the speed. First, we divided our FSM into 2 FSMs - one for input and one for computation and output. With only one input port and k2+k inputs, data input provides a bottleneck to our system. By making the input operations a stage in our pipeline, we can improve throughput. Thus while we are computing the output and writing the output to memory, we can be queuing up the next round of inputs.

Another this we did is parallelized the computation circuit, as shown in Illustrations 4 and 6. By doing this, we cut down our computation time from k2 to k. Furthermore, we computed the multiplication is parallel, leading to a log2(k) +1 time complexity for the computation. For the output we kept the module the same as before, as all the outputs are ready at the same time for our parallel computation.

Finally, we pipelined our computation circuit to an absolute maximum with a 6 stage multiplier. This allowed us to improve the frequency. This increased our computational complexity from log2(k)+1 to log2(k)+6 for all of the different stages of our pipeline.

Illustration 4: Part 3 Datapath




Illustration 5: Part 3 FSM




Illustration 6

One additional improvement we can add is to start the computation pipeline as the inputs are ready. That is, we can load in all indexes of i in Aij and Xj. can be loaded into our module first. We then can start our multiply-accumulate with the parallel Aij\*Xj while we load in the next j index. This would require the addition of more control hardware and states and would not improve throughput for large values of k, due to the k2+k input bottle neck. However, we can reduce latency from 8k to 8 with this implementation, since the computation would be completed at the same time as we are receiving inputs. The additional overhead might slow down the max frequency as well, which would result in a lower throughput, but still an improved latency for large k values.

b.d) This information is located in Table 2

Max Frequency = 1/0.47ns = 2.13 GHz

Critical Path: Adder

Startpont: datapath/genblk1[2].element/add/genblk2.next\_layer/add\_in\_reg[0][11]

Endpoint: datapath/genblk1[2].element/add/add\_in\_reg[1][1]

b.e) The number of operations was implied in 1.3a. Our system has the following timing

Input: k2+k

Calculation: 8k

Output: k

This gives us a latency of (k2+k)+(8k)+(k) = k2+10k. Our throughput is determined by the input bottle neck and is equal to k2+k, or the computation/output 9k for k<8. For k = 4 the numbers are 46 cycles for latency and 36 cycles for throughput. View Table 3 for a latency and throughput comparison of parts 2 and 3.

b.f) The area delay product is found in Table 2. Here we used latency (=36) times area, since latency and throughput differ.

b.g) Energy per operation = 35.65mW \* 0.48ns = 17.1 pJ

Energy per 4x4 matrix multiplication = 17.1 pJ \* 46 cycles = 786.6 pJ

b.h) Number of computational cycles = 4 multiply adds (time 4 in parallel)

From 1.1a, k=4, number of arithmetic operations = 16 multiplies + 12 adds = 28 ops

Energy per arithmetic operation = 17.1 pJ \* 4/28 = 2.44 pJ

Table 2: This is the table for part 3.

c) The comparison of the different multiply -accumulate architectures is shown on the right. The design for part 3 takes over 10x as much area and consumes 23 times as much power as the multiplier in part 2. The speed benefits gained are minimal, with the new module improving throughput by about 3 fold. The faster design would probably be worse in the system, due to these relatively poor metrics.




Table 3: Comparison of Multiply-Accumulator Architectures

d) The best thing we could do to minimize energy per operation is to have fewer components. Our designs for parts 1 and 2 accomplished this pretty well, with only one multiplier, one adder and 32 bits worth of flip flops (2 8-bit inputs, 1 16-bit output). We can also optimize energy per operation by lowering the amount of memory we are using at a given time. That is do something like fetch A00 and X0 and send them trough our multiply-accumulate path. Then next operation (or even pipelined) we can fetch A01 and X1 and send them through our multiply-accumulate path. Our code for parts 1 and 2 of this project simply stored the entire matrix A and vector X throughout the operation, which caused power to be dissipated as our circuit held onto the signals (likely in registers).

Lowering the maximum frequency would also lower the amount of energy per operation. By giving the synthesis tool some slack in frequency, it can pick lower energy components. This can be seen in Table 1, as an example; as we increased the clock period from 1.17ns to 1.2ns, our total power dropped by 32uW. There is also likely some threshold where the synthesis tool picks a slower but more energy efficient adder and multiplier architectures (e.g. carry lookahead adder to ripple-carry adder), and we should see the amount of energy per matrix-vector multiplication drop significantly at this inflection point.

e. Given we have k2+k inputs and one input, we are constrained to this as an lower bound for our performance. This is compared to other parameters such as with k outputs and k2 operations. Thus our maximum throughput would be 1/((k2 + k)\*f). If we add in one cycle to compute the value given the last input, and one cycle for output, we have a latency of k2+k+2.




Illustration 7: Improved multiply-add with multiple input ports. Made with MS Visio.

Lets say we were able to get all the inputs in one time cycle. Then we could run the k multiply-accumulate operations in parallel, resulting in kcycles of multiply-accumulate. Then we can output all of the cycles in one time period. This gives us k+2 operations.

For this architecture k+1 input ports and k output ports are needed. For the input port, all indexes of i in Aij can be loaded in parallel with Xj. Then during the next cycle when these values are sent through the multiply accumulators, we can increment j and load in all indexes of i in Aij and Xj. Since all of the outputs will be ready at the same time, when j = k-1, then we can output all of these k outputs during that one time period.