



JOHNS HOPKINS

WHITING SCHOOL
of ENGINEERING

FPGA Design Using VHDL

Module 2G: Lab 2 Overview

Lab 2

- Behaviorally equivalent to Lab 1
- Difference:
 - Implement both conditionals using processes
 - Conditional for anodes as a function of pushbuttons
 - Conditional for cathodes as function of switches
- Goals of the Lab
 - Make sure you constructed the processes properly

Lab 1 vs. Lab 2

- Compare Lab1 resource utilization to Lab2 resource utilization
 - Table format recommended

Resource	Lab 1	Lab 2
Number of Slice LUTs		
Number of Registers		
etc ...		

- Compare RTL schematics
- Were there any warnings that were generated?

Lab1 vs. Lab 2



- Comments on comparisons
 - Lab 1 vs. Lab 2
 - Comments on resource utilization as well as RTL schematics
 - Should be the same
 - (If not, why?)
- Were any flip flops used?
- Were any clock buffers used?