




JOHNS HOPKINS

WHITING SCHOOL
of ENGINEERING

FPGA Design Using VHDL

Module 1H: Nexy's A7/Nexy's 4 DDR Intro

Nexy's A7 or Nexy's 4 DDR



Nexys I/O




Figure 16. General Purpose I/O devices on the Nexys4 DDR.