

APPLICATION NOTE

EF9345 SEMI-GRAPHIC DISPLAY PROCESSOR GENERAL APPLICATION PRINCIPLES

AUGUSTIN GIADIN

ABSTRACT

Associated with a standard memory package, the EF9345 allows full implementation of a low-cost terminal display unit. The aim of this Application Note is to aid the user in using the EF9345. Design considerations and programming of the circuit in the various operating modes will be discussed.

CONTENTS

MICROPROCESSOR INTERFACE

GENERAL PRINCIPLES
INTERFACE WITH A NON-MULTIPLEXED BUS MICROPROCESSOR

MEMORY INTERFACE

INTERFACE WITH 2K * 8 MEMORY
INTERFACE WITH 8K * 8 PSEUDO-STATIC RAM
INTERFACE WITH 16K * 4 RAM

PROGRAMMING THE EF9345 - GENERAL PRINCIPLES

DIRECT ACCESS REGISTERS
COMMAND EXECUTION
INDIRECT ACCESS REGISTER

BICHROME CHARACTER CODE

BICHROME UDS CHARACTERS

PROGRAMMING THE EF9345 IN 40 CHAR/ROW MODE

QUADRICHROME CHARACTER CODE DOR REGISTER ACCESS TO UDS SLICES IN MEMORY SCREEN MAPPING WITH UDS CHARACTERS

USER DEFINED CHARACTER SET (UDS)

QUADRICHROME UDS CHARACTERS DOR REGISTER ACCESS TO UDS SLICES IN MEMORY SCREEN MAPPING WITH UDS CHARACTERS

PROGRAMMING EXAMPLE IN 40 CHAR/ROW

PROGRAMMING THE EF9345 IN 80 CHAR/ROW MODE

PAGE MEMORY

ACCESS TO CHARACTER CODE

PROGRAMMIN EXAMPLE EN 80 CHAR/ROW

MICROPROCESSOR INTERFACE

GENERAL PRINCIPLES

The EF9345 interfaces to a microprocessor by :

- an 8-bit address/data multiplexed bus AD(0:7)
- four control signals: AS (Address Strobe), DS (Data Strobe), R/W (Read/Write) and CS (Chip Select).

Each microprocessor access is made as follows:

- First the AS signal falling edge latches the DS, CS and AD(0:7) input. The EF9345 is selected only when CS is strobed low and AD(7:4) most significant bits of the address lines are strobed with the binary value 0010. The latched level of DS signal selects either the Intel mode (DS high) or the 6801 mode (DS low).
- During the second part of the access cycle, the AD(0:7) lines become the data bus. In the 6801 mode, data exchange is made while DS is high and the R/W signal specifies the data transfer direction (a write operation into the circuit is performed when R/W is low). In the Intel mode, DS is generally used as a RD (Read) signal and R/W as a WR (Write) signal.

So connecting the EF9345 to a multiplexed bus microprocessor is quite simple. Figures 1 and 2 show the interface with an EF6801 and an Intel type microprocessor (8085, 8051...).

Note: As the EF9345 is selected when the latched address binary value is 0010XXXX (or 2X in hexadecimal), the circuit takes 16 consecutive address locations in the microprocessor addressing space. These addresses correspond to 8 internal registers of the circuit, with each register selected by the three LSB of the address value (see programming description).

INTERFACE WITH A NON-MULTIPLEXED BUS MICROPROCESSOR

When the EF9345 is used with a non-multiplexed bus microprocessor such as EF6800, EF6809, Z80..., the microprocessor address and data lines must be generally multiplexed to pins AD(0:7). The address strobe and multiplexer command signals must also generated. Figure 3 shows an example

of interfacing the EF9345 to an EF6800/6809 microprocessor, where address and data multiplexing is made with three-state buffers. The AS signal and the buffer enable signals are generated from the E signal with a few TTL-LS circuits. Figure 4 shows the associated timing diagram.

By using the principle described below, it is possible to realize the EF9345 interface with a non-multiplexed bus microprocessor without multiplexing the address and data lines. This principle allows reducing the number of TTL parts for the hardware interface implementation, but requires a few additional instructions when programming the circuit.

Figure 5 illustrates the principle for an EF6800/6809 application. The AD(0:7) pins are directly connected to the microprocessor data bus and the CS input is grounded. An address decoder provides two chipselect signal CS0 and CS1. Any microprocessor write operation to the address which generates CS0 low will result in an AS pulse while E is high and the data present on AD(0:7) are latched into the EF9345 as an "address". During an access to the address generating CS1 low, a DS pulse is generated while E is high and AD(0:7) act as a normal data bus, provided that the circuit has been previously selected.

So any micoprocessor access to the EF9345 is made in two steps:

- first the microprocessor must write at address CS0 a data whose binary value is 0010XXXX to select the circuit and to specify by XXXX what re-gister is to be accessed,
- a normal data exchange (read or write operation) can then be made at address CS1 between the microprocessor and the EF9345 register selected during the first cycle.

Flowchart given in figure 6 shows how the microprocessor can read the status register RO.

This principle can be applied to any microprocessor type. Figure 7 shows an implementation example for interfacing with a Z80, where the AS pulse is generated during an I/O write operation at address A7 = 1, A6 = A5 = 0. Access to an EF9345 register is made by an I/O read or <u>write</u> at address A7 = 1, A6 = 1 and A5 = 0. As DS (CS1) is high when AS occurs, the EF9345 is here in the Intel mode.

Figure 1: Interface with EF6801.




Figure 2: Interface with a Multiplexed Bus Intel Type Microprocessor.




Figure 3: Interface with EF6800/6809 by Multiplexing Address and Data Bus.




Figure 4: Timing Diagram Associated with Figure 3.




Figure 5: Interface with EF6800/6809 without Multiplexing Address and Data Bus.






Figure 6: Access to an EF9345 Register when Using the Non-Multiplexing scheme Interface.



6/38

Figure 7: EF9345 Interface with a Z-80 without Multiplexing Address and Data Bus.



MEMORY INTERFACE

The EF9345 can be used with a wide variety of standard memories and manages up to 16 kbytes of private memory.

The memory interfaces is made by:

an 8-bit address/data multiplexed bus ADM(0:7)

a 6-bit high order address bus AM(8:13)

three control signals: OE (Output Enable), ASM (Address Strobe Memory), WE (Write Enable).

During each memory cycle, the EF9345 <u>outputs</u> to ADM(0:7) low order address byte while ASM is high. The high order address bits are provided on AM(8:13) during the whole memory cycle. When ASM goes low, the ADM(0:7) lines become the memory data bus. For a read operation, the OE signal is active low to enable the memory output buffers. A write operation is made when WE is low.

INTERFACE WITH 2K*8 STATIC MEMORY

As the address lines are generally not latched by static RAMs, an external 8-bit latch (74LS373) must be used to store the low order address bits ADM(0:7) on the falling edge of ASM signal.

INTERFACE WITH 8K* 8 PSEUDO-STATIC RAM

The EF9345 can be directly connected to an 8K*8 pseudo-static RAM (NEC μPD 4168, INTEL 2187, INMOS 2630...). The ASM signal is fed to the CE input which latches the address lines. As the EF9345 performs DRAM refresh, the memory internal refresh circuitry is not use.

The schematic diagram of figure 8 gives a design example which allows interfacing the EF9345 to 2K*8 or 8K*8 memory. With static memory, the 8 jumpers of S8 are connected to provide the low order address lines from the 8-bit latch 74LS373. With pseudo-static memory, the 74LS373 is useless and the 8 jumpers of S7 are connected. Jumpers S1 to S6 are set in position 2 for 2K*8 RAMs, and in position 1 for 8K*8 RAMs.

INTERFACE WITH 16K*8 DRAM (see figure 9)

When using 16K*4 dynamic RAMs, the address provided by the EF9345 must be multiplexed to obtain the Row and Column address. ASM can be used directly as the RAS (Row Address Strobe) signal, but the CAS signal must be externally generated. Figure 9 shows an example of generating CAS and the multiplexer command signals from ASM.

As previously, refresh operation is performed by the EF9345.

PROGRAMMING THE EF9345 - GENERAL PRINCIPLES

DIRECT ACCESS REGISTERS

As described in the microprocessor interface chapter, the EF9345 is accessed by the microprocessor at 16 consecutive locations from address XX20 to XX2F (hexadecimal), where XX is determined by the user's address decoding. These 16 addresses correspond to 8 internal registers RO to R7 (see figure 10). Each register can be accessed at two addresses: a lower address (bit 3 = 0) and an upper address (bit 3 = 1). For example, if the EF9345 is mapped in the microprocessor addressing space from F420 to F42F, register R1 can be read or written at both addresses F421 and F429.

However, a command present in register RO is executed only after an access to a register at an upper address. This scheme allows re-executing a same command by loading only one argument into an upper address register.

COMMAND EXECUTION

RO is a write command register and a read status register. A command present in RO is executed with the arguments in the other direct access registers after any access to a register at an upper address (from XX28 to XX2F).

Before any access to a register, the Busy status in the Status register bit 7 must be tested to check a command is not currently executing. However, after power-up a NOP command should be executed without testing the Busy state to set the circuit into a determined state before further operation. A move command with no stop condition can also be aborted by executing a NOP command.

INDIRECT ACCESS REGISTER (figure 11)

The EF9345 has 5 indirect access registers which define the various operating modes of the circuit: TGS, MAT, PAT, DOR, ROR. Each of these registers is assigned an index r and is indirectly accessed through register R1. Data is transfered between R1 and an indirect access register with the IND command, which specifies the transfer direction (bit R/W) and the register index r (bits 0 to 2).

Flowchart of figure 12 gives an example of indirect access register loading.

Figure 8: EF9345 Interface with 2K x 8 and 8K x 8 Memory.




Figure 9: Interface with 16 x 4 Dram.




Figure 10: Direct Access Registers.




Figure 11: Indirect Access Registers.





Figure 12: Indirect Register Loading Example.



PROGRAMMING THE EF9345 IN 40 CHAR/ROW MODE

In the char/row mode, a page displayed by the EF9345 is made of 25 or 21 rows, each containing 40 character windows. A window is composed by 8 pixels and 10 lines.

Each window is associated with a character code in a page memory. One of three character code formats can be selected for a page:

- Fixed long codes (24 bits)
- Fixed short codes (16 bits)
- Variable codes (8/24 bits).

In this document, only fixed long code format will be discussed. With this format, each character window on the screen is associated with a 3 byte code, namely the C, B and A bytes. Interpretation of these bytes depends on the character type.

BICHROME CHARACTER CODE

For a bichrome character, the A byte defines :

- a background color
- a foreground color

- the negative (reverse video) attribute N
- the flash (blink) attribute F.

The B byte defines:

- · a character set
- insert, double height, double width, and conceal attributes.

For bichrome characters, bits B (7:6) must differ from 11.

The C byte selects one of 128 characters in a character set. With the fixed long code format, bit C7 is don't care.


Example: to write a "B" with the following attributes:

- background color = blue
- foreground color = yellow
- flashing
- alphanumeric set G₀.

The hexadecimal values for the character code bytes are:

- C byte = 42
- B byte = 00
- A byte = 3C.

Figure 13: 40 Char/Row Fixed Long Codes.



QUADRICHROME CHARACTER CODE

Quadrichrome characters allow displaying up to 4 different colors in any 8 pixels by the 10 lines window, at the penalty of a halved horizontal resolution. By programming the R attribute in the character code B byte, the vertical resolution can be kept or halved.

For each quadrichrome character window, the A byte defines an ordered 4 color palette from 8 possible colors. Each bit is associated with a color which is selected when the corresponding bit is set. If more than 4 bits are set, higher ranking bits are ignored. When less than 4 bits are set, the color palette is implicitly completed with "white" value.

Example: A = 54 selects the red, yellow, blue and cyan colors.

A = 73 selects the black, red, blue and magenta colors. Bit 6 is set but ignored.

The character code B byte defines:

- a set number Q0 to Q7 by bits B (3:5)
- high or low resolution bit R. Bit R = 0 selects a high resolution quadrichrome and bit k is don't care.
 - If R = 1, the character is a low resolution quadrichrome and k definies a subset index.
- · bit i definies the character to be inserted or not.

The character code C byte selects one from 100 characters in a set. This byte can take values from 00 to 03 and from 20 to 7F (hexa).

HANDLING LONG CHARACTER CODE

The KRF command allows an easy, X, Y random access or an X sequential access to the page memory. Data registers R1, R2 and R3 are used to transfer respectively the character code C, B and A bytes. The Main Pointer is used to address the page memory and specifies:


- a row number Y = (0; 8 to 31)
- a column position on a row X = (0 to 39)
- the first block number of the page memory Z (0:3).

Notes: 1. R6(6) is used by the Auxiliary Pointer

- 2. Order of bits Z0-Z1 are reversed in R7
- When using pointer incrementation in KRF command (bit 0 = 1 in the command code), only the X part of R7 is incrementated modulo 40 after the command execution. No Y incrementation is made when X overflows from 39 to 00.
- The cursor position one the screen is given by the Main Pointer.

A character code loading flowchart example is given in figure 14.

Figure 14: Long Character Code Loading Example.




PAGE MEMORY SELECTION

In 40 char/row with the long code format, each character window on the screen is associated with 3 bytes in a page memory. As each displayed page contains up to 1000 windows (25 rows of 40 characters each), a page memory is made of three 1 Kbyte blocks. The first block holds the C bytes, the second one the B bytes and the last one the A bytes.

As the EF9345 can address up to 16 Kbytes of external memory, a page memory address must be selected by the user with the following requirements:

- the three blocks must be consecutive and lie in the same district, i.e. the two MSB Z3-Z2 of the block numbers must be the same
- the first block number must be even (Z0 = 0).

The base address of the page memory to be displayed on the screen, which is the first block number, is given in register ROR(5:7). As Z0 is implicity 0, it is not specified in ROR.



Example: with the displayed page memory starting from block number 4, Z3-Z2-Z1-Z0 = 0100 and ROR7-ROR6-ROR5 = 001.

Notes: 1. Order of bits Z1-Z2 is reversed in ROR.

2. Each page displayed by the EF9345 comprises a service row, which is always displayed on the stop of the screen, and 24 remaining rows. When accessing to the page memory, the service row number is Y = 0 and the remaining row number ranges from 08 to 31. Bits ROR(0.4) constitute the YOR origin register, which specifies the number of the first row displayed after the service row. By programming YOR from 8 to 31, the user can realise roll-up and roll-down operation.

USER DEFINED CHARACTER SET (UDS)

In 40 char/row mode, the User Defined Character Set (UDS) allows the user to define additional characters whose shapes can be dynamically loaded into the external character generator. The EF9345 can provide up to:

- 100 alphanumeric type UDS character (G'₀ set)
- 200 semi-graphic type UDS characters (G'1x set)
- 800 quadrichrome UDS characters (Q₀ to Q₇ sets).

Alphanumeric and semi-graphic UDS are bichrome characters, with the difference that only alphanumerics can be underlined.

BICHROME UDS CHARACTERS

The shape of a bichrome character is defined in a 8 pixels by 10 lines dot matrix. Each line of the dot matrix is coded in the external character generator by an 8 bit value, or a slice byte. So a bichrome UDS character is defined by 10 slice bytes.

A slice byte value is obtained in the following way: on a line of the dot matrix, the dots defining the character shape are coded by a "1", the other dots by a "0". This eight bit result is then order reversed to obtain the value to be loaded into the external character generator. Figure 15 shows a slice coding example for a bichrome UDS character.

QUADRICHROME UDS CHARACTERS

An 8 pixels by 10 lines window displaying a quadrichrome character on the screen is composed by elementary "dots" whose size is:

- · 2 pixels by 1 line for high resolution quadrichrome
- 2 pixels by 2 lines for low resolution quadrichrome.

Each dot can take one of the 4 colors selected by the palette A byte of the character code associated to the window. So a quadrichrome character shape is defined by a 4 * 10 or 4 * 5 dot matrix, with each dot coded bit a two-bit value. Each line of the dot matrix is coded by a slice byte in the external character generator. A high resolution quadrichrome requires 10 slice bytes to be defined, and a low resolution quadrichrome 5 slice bytes.



Figure 15: Bichrome UDS Slice Coding Example.





Figure 16: Quadrichrome Slice Coding Example.



The 4 colors selected by the character code A byte are ordered. For example, if the A byte hexadecimal value is 5A, the 4 ordered colors are:

- Red with the binary rank 00
- · Yellow with the binary rank 01
- Blue with the binary rank 10
- · Cyan with the binary rank 11.

A slice byte is obtained by assigning to each dot the binary rank of its color, with the value for the right dots placed in the most significant position of the slice byte. Figure 16 shows a slice coding example for a quadrichrome character.

DOR REGISTER

During the display process, the base address for each UDS character generator is given in DOR register (see figure 17):

 DOR(0:3) hold the number of the block which contains the alphanumeric UDS slices (G'a).

- For semi-graphic UDS, the slice block number is given by DOR(4:6) and bit 4 of the character code B byte. So for UDS G'₁₀ the slice block number is even (B4 = 0) and the following block contains slices for UDS G'₁₁ (B4 = 1).
- For each quadrichrome UDS (Q0 to Q7), the slice block number is given by DOR7 and bits B(5:3) of the character code, which select also the set.

ACCESS TO UDS SLICES IN MEMORY

A UDS slice address in memory is given by :

- a block number Z(0:3)
- the character code C byte: C(0:6)
- the slice number NT. For bickrome and high resolution quadrichrome, NT ranges from 0 to 9. For low resolution, quadrichrome, NT ranges from 0 to 9. For low resolution quadrichrome, NT ranges from 0 to 4 when K = 0 and from 5 to 9 when k = 1 (k is in bit 2 of character code B byte).

A UDS slice can be written into or read from the EF9345 private memory with the OCT command. This command uses register R1 for slice transfer and the Main or Auxiliary Pointer for slice addressing. As the Main Pointer generally points to the cursor position on the screen and is used for character code access, the Auxiliary Pointer should rather be used for slice access. Figure 18 shows how the Auxiliary Pointer value is obtained from the slice address:

- R4 holds bits C(2:6) of the character code and bit Z2 of the block number
- R5 holds bits C(0:1), the slice number NT and bits Z0-Z1
- . Bit 6 of R6 holds bit Z3 of the block number.

Figure 19 shows a flowchart example for loading 10 slices.

Note: As the slice number NT is not in the least significant bits of R5, executing the OCT command with pointer incrementation does not result in slice number incrementation.

SCREEN MAPPING WITH UDS CHARACTERS

In 40 char/row mode, the screen is made of 1000 windows. Each window can be assigned a UDS character to obtain a likely bit-mapped screen and to produce complex pictures. Up to 300 screen windows can be mapped with a 320 by 250 resolution and independant two color set in each window by bichrome characters. In the same way, quadrichrome characters allow mapping up to 800 (resp. 1600) windows with a 160 * 250 (resp. 160 * 125) resolution and with a selectable four color set for each window.

Figure 17: UDS Fetch to Display.




Figure 18: Accessing a Character Slice in Memory Using Oct Command with Auxiliary Pointer.





Figure 19: UDS Slice Loading Flowchart.



PROGRAMMING EXAMPLE IN 40 CHAR/ROW

PAGE	001	EF40	.SA:O					
00001						OPT	LLE=110	
20000					*			
00003					* EF93	45 PROC	GRAMMING I	EXAMPLE IN 40 CHAR/ROW
00004					* THIS	PROGRA	AM IS WRIT	TTEN IN 6809 ASSEMBLER LANGUAGE.
00005					* AFTE	RINIT	IALIAZING	THE EF9345 INDIRECT REGISTERS
00000								REEN, THE THOMSON LOGO OF FIGURE 15
00007								ER OF FIGURE 16 ARE DISPLAYED
00008					* ON TH	Western State of the State of t		
90000					*		06500000	
00011					* EF934	45 REG	ISTER ADD	RESS
00013			F420	A	RO	EQU	\$F420	COMMAND/STATUS REGISTER
00014			F421	A	R1	FQU	RO+1	DATA REGISTERS
00015			F422	A	R2	EQU	RO+2	
00016			F423	A	R3	EQU	RO+3	
00017			F424	A	R4	EQU	RO+4	AUXILIARY POINTER (Y)
00018			F425	100	R5	EQU	RO+5	AUXILIARY POINTER (X)
00019			F426		R6	EGU	RO+6	MAIN POINTER (Y)
00020			F427		R7	FQU	RO+7	MAIN POINTER (X)
25000			F4 25	A	XA	FQU	R5	
00023			F424	7.0	YA	EQU	R4	
00024			F427		XP	EQU	R7	
00025			F426	10.27	YP	EQU	R6	
00027			4000	A	STACK	EQU	\$4000	
00028			3F80		STACKU		STACK-1	28
00030A	1000					ORG	\$1000	
00032			1000	A	MAIN	EQU	*	
00034A	1000	10CE	4000	A		LDS	#STACK	STACK INITIALIZATION
00035A	1004	CE	3F80	A		LDU	#STACKU	
00037A		117	91	A		LDA	#\$91	LOAD AND EXECUTE A "NOP" COMMAND
00038A	1009	87	F428	A		STA	RO+8	WITHOUT TESTING BUSY
00040					•			
00041					3345 I. M. CTO TO A CO.			LIZALION :
00042							625 LINE	70.3 (A.1) (1.3) (1.3) (1.3)
00043							NOT INTE	
00044								AL RESYNC. DISABLED
00045					1000			RESYNC. DISABLED
00046					* TGS4	= 0:	HORIZONT	AL SYNC. ON HVS/HS PIN AND
00047					*		VERTICAL	SYNC. ON PC/VS PIN
00048					* TGS5	= 0:	SERVICE	ROW Y = 0
00049					* TGSC	7:6) =	00 : 40	CHAR/ROW MODE, LONG CHAR CODE (3 BYTES)
00050					*			RESIDE WAS THERE THE MINER AND SHOULD BE SEEN TO SEE
0005ZA	100C	BD	100B	A		JSR	BUSY	
DOOCTA	100F	86	00	A		LDA	#\$00	LOAD VALUE INTO R1
いいいつつみ			F421	A		STA	R1	
	1011	137	1461					
00054A 00055A			81	Ä		LDA	#\$81	"IND" COMMAND TO LOAD TGS (r=1)

```
PAGE 002 EF40
                    .SA:O
00058
                            * MAT REGISTER INITIALIZATION :
00059
                            * MAT(2:0) = 100 : MARGIN COLOR = BLUE
00060
                            * MAT3 = 1 : I SIGNAL IS HIGH DURING MARGIN PERIOD
00061
00062
                            * MAT(5:4) = 00 : FIXED COMPLEMENTED CURSOR
                            * MAT6 = 1 : CURSOR DISPLAY ENABLED
00063
00064
                            * MAT7 = 0 : NO ZOOM MODE
00065
00067A 1019 9D
                                   JSR
                                          BUSY
                 100B
                                   LDA
                                           #$4C
                                                    LOAD VALUE INTO R1
00068A 101C 86
                 4C
00069A 101E B7
                 F421
                                   STA
                                          R1
                                           #$82
                                                    "IND" COMMAND TO LOAD MAT (r=2)
00070A 1021 86
                 82
                                   LDA
                                                    LOAD AND EXECUTE COMMAND.
00071A 1023 B7
                 F428
                                   STA
                                          R0+8
00073
                            * PAT REGISTER INITIALIZATION :
00074
00075
                            * PATO = 1 : SERVICE ROW ENABLED
                            * PAT1 = 1 : UPPER BULK ENABLED
00076
                            * PAT2 = 1 : LOWER BULK ENABLED
00077
00078
                            * PAT3 = 1 : CONCEAL ENABLED
                            * PAT(5:4) = 11 : I SIGNAL IS HIGH DURING THE
00079
                                               ACTIVE DISPLAYED AREA.
00080
                            * PAT6 = 1 : FLASHING ENABLED
00081
                            * PAT7 = 0 : 40 CHAR/ROW MODE, LONG CODE
00082
00083
00085A 1026 BD
                                   JSR
                                          BUSY
                 100B
                                           #$7F
                                                    LOAD VALUE INTO R1
00086A 1029 86
                 7F
                                   LDA
00087A 102B B7
                 F421
                                   STA
                                          R1
00088A 102E 86
                 83
                                   LDA
                                           #$83
                                                    "IND" COMMAND TO LOAD PAT (r=3)
                 F428
                                   STA
                                          RO+8
                                                    LOAD AND EXECUTE COMMAND.
00089A 1030 B7
00091
                            * DOR REGISTER INITIALIZATION :
00092
                            + DOR(3:0) = 0011 : ALPHA UDS SLICES IN BLOCK 3
00093
                            * DOR(6:4) = OO1 : SEMIGRAPHIC UDS SLICES IN BLOCKS Z AND 3
00094
                            * DOR 1 = 0 : QUADRICHROME SLICES FROM BLOCK O
00095
00096
                                          BUSY
03098A 1033 8D
                 TODE
                                   JSR
                          4
00099A 1036 86
                                           #$13
                                                    LOAD VALUE INTO RT
                                   LDA
                 13
00100A 1038 B7
                 F421
                                   STA
                                          R1
00101A 103B 86
                                           #$84
                                                    "IND" COMMAND TO LOAD DOR (r=4)
                 84
                                   LDA
                 F428
                                          RO+8
                                                    LOAD AND EXECUTE COMMAND.
00102A 103D 87
                                   STA
                          A
```

PAGE	003	EF40	.SA	1:0				
00104					*			
00105					* ROR	REGIST	ER INITIAL	LIZATION :
00106					* ROR	(4:0) =	01000 : 0	DRIGIN ROW = 8
00107					# ROR	(7:5) =	000 :	DISPLAYED PAGE MEMORY STARTS FROM BLOCK O
00108					*			
0110A	1040	BD	1008	Α		JSR	BUSY	
00111A	1043	86	08	A		LDA	#\$08	LOAD VALUE INTO R1
00112A			F421	A		STA	R1	
00113A			87	A		LDA	#\$87	"IND" COMMAND TO LOAD ROR (r=7)
001 14A	104A	87	F428	A		STA	RO+8	LOAD AND EXECUTE COMMAND.
01 16					*			
10117								ITH ALPHANUMERIC SPACES
10118					* FOR	EGROUND	AND BACK	GROUND COLORS = BLACK
101 19					*			
10120A	1040	86	20	A		LDA	#\$20	
00121A			0000	A		LDX	#\$0000	CHAR CODE BYTES B & A
10122A	1052	80	10E1	A		JSR	MPFILL	
0124					* STO	RE SLIC	ES FOR TH	E 4 CHARACTERS OF THE THOMSON LOGO.
00125					* CHA	RACTER	CODE C BY	TES ARE : \$00,\$01,\$02,\$03
0127A	A		03	Α		LDA	#\$03	BLOCK NUMBER Z(3:0)
00128A			00			LDB	#\$00	INITIAL CHAR CODE C BYTE
00129A			C3	٨		STD	,U	SAVE ACC. A & B INTO U STACK
0130A	1058	8E	1167	A		LDX	#CAR1	SLICE BUFFER ADDRESS
0132A	1056	FC	C4	A	ET1	LDD	0.0	GET ARGUMENTS FOR WRSLAL
10133A			04			CMPB	#\$04	SLICES LOADED FOR 4 CHAR ?
00134A			07	1068		BEQ	ET2	YES, BRANCH
10135A			1149	A		JSR	WRSLAL	NO, LOAD TEN SLICES
00136A		75 75 //	41	A		INC	1,0	INCREMENT CHAR CODE C BYTE
0137A			F3	105E		BRA	ET1	
0139A	1069	33	42	A	ET2	LEAU	2,0	UPDATE U POINTER
00141					* WRI	TE THE	4 UDS CHAI	R CODES INTO PAGE MEMORY.
24100								FOREGROUND = WHITE : A BYTE = \$70
0144A	1060	BD	1008	A		JSR	BUSY	
0145A			01	A		LDA	#\$01	LOAD "KRF" COMMAND WITH CURSOR INCREM.
00146A			F420	A		STA	RO	NO EXECUTION !
00148A	1075	86	26			LDA	#38	INIT MAIN POINTER TO COLUMN 38, ON THE F.
0149A	1077	87	F427			STA	R7	ROW AFTER SERVICE ROW
meen.	107A	86	08	A		LDA	#8	A MANAGE STORES - MANGE REPORT OF WEIGHT OF MANGE FOR
JUISUA	IUIT							

PAGE	004	EF40	.5.	1:0				
00153A	107F	86	80	A		LDA	#\$80	STORE CHAR CODE B BYTE INTO RZ
001544	1081	87	F422	A		STA	R2	
001554	1084	86	70	A		LDA	#\$70	CHAR CODE A BYTE INTO R3
001564	1086	87	F423	A		STA	R3	
00158A	1089	86	00	A		LDA	#\$00	WRITE THE UPPER LEFT CHAR
D0159A	1088	87	F429			STA	R1+8	
00160A	108E	BD	100B	A		JSR	BUSY	
00161A	1091	4C				INCA		WRITE THE UPPER RIGHT CHAR
00162A	1092	87	F429	A		STA	R1+8	
00163A	1095	BD	1008	A		JSR	BUSY	
00165A			26	A		LDA	#38	INIT MAIN POINTER FOR THE 2 LOWER CHAR
00166A			F427	A		STA	R7	
00167A	1090	86	09	A		LDA	#9	
00168A	109F	87	F426	A		STA	R6	Y=9
00170A	10A2	86	02	A		LDA	#\$02	WRITE THE 2 LOWER CHAR
00171A			F429	A		STA	R1+8	
00172A	10A7	BD	100B	A		JSR	BUSY	
00173A	10AA	4C				INCA		
00174A	1DAB	87	F429	A		STA	R1+8	
00176					* LOAD	THE 10	SLICES F	OR THE QUADRICHROME CHARACTER
00178A		100000	03	A		LDA	#\$03	BLOCK NUMBER Z(3:D)
00179A			48	A		LDB	#\$4B	CHAR CODE C BYTE
00180A			118F	Α		LDX	#QUADRI	SLICE BUFFER ADDRESS
00181A	10B5	BD	1149	A		JSR	WRSLAL	
00183								ME CHAR CODE INTO PAGE MEMORY
00184					* PALE	TTE = R	ED-BLUE-C	YAN-WHITE : A BYTE = \$D2
00185								HIGH RESOLUTION (R=0) : B BYTE = \$08
00186					* C B	TE = \$4	В	
00188A			100B	A		JSR	BUSY	
00189A			14	A		LDA	#20	INIT MAIN POINTER : X=20
00190A			F427	A		STA	R7	
00191A		100	14	A		LDA	#20	Y=20
ASQ100	1002	87	F426	A		STA	R6	
00194A			01	A		LDA	#\$01	
00195A			F420	A		STA	RO	LOAD "KRF" COMMAND
00196A			48	A		LDA	#\$4B	LOAD CHAR CODE C BYTE INTO R1
00197A	100000000000000000000000000000000000000		F421	A		STA	R1	
0198A			80	A		LDA	#508	CHAR CODE B BYIE INTO RZ
10199A			F422	A		STA	RZ	
		(To 100)	Sa	A		LDA	#SDZ	CHAR CODE A BYTE INTO R3 AND
00200A				1.0				
00200A 00201A	1006	B/	F42B	A		STA	R3+8	EXECUTE TRANSFER COMMAND

PAGE ()05	EF40	.s/	A:0				
00205					*			
00206					* BUSY	: TES	ST BUSY	STATE IN STATUS REGISTER BIT 7.
00207					•			
00209			1008		BUSY	EQU	*	
00210A			F420			TST	RO	
00211A		1000	FB	1008		BMI	BUSY	LOOP IF BIT 7 = 1
00212A	10 E 0	39				RTS		
00214					*			
00215					* MPFI			3-BLOCK PAGE MEMORY STARTING FROM BLOCK O
00216					*			SAME LONG CHARACTER CODE
00217					*		ENTRY :	THE 1RST BLOCK IS FILLED WITH ACC. A CONTENTS
00218					*			THE 2ND BLOCK WITH X REG. (MSB) CONTENTS
00219					*			THE 3RD BLOCK WITH X REG. (LSB) CONTENTS.
00220					•			
00222			10E1	A	MPFILL	EQU	*	
00224A			1008			JSR	BUSY	TEST BUSY STATUS
00225A			F421			STA	R1	STORE CHAR CODE INTO R1,R2,R3
00226A	10E7	BF	F422	A		STX	R2	
00228A						CLRA		INIT MAIN POINTER TO THE BEGINNING
00229A		100 Table 1	F426	A		STA	R6	OF THE SERVICE ROW : R6 = R7 = 0.
00230A	10EE	B7	F427	A		STA	R7	
00232A	10F1	86	05	A		LDA	#505	LOAD AND EXECUTE "CLF" COMMAND
00233A	10F3	B7	F428	A		STA	RO+8	
00235A	10F6	8E	0700	A		LDX	#2000	j
00236A	10F9	30	1F		FILL30	LEAX	-1,X	WAIT ABOUT 15 MILLISECONDS
00237A	10FB	26	FC	10F9		BNE	FILL	io
00239A	10FD	86	91	A		LDA	#\$91	EXECUTE A "NOP" COMMAND
00240A	10FF	87	F428	A		STA	R0+8	TO ABORT "CLF"

PAGE	006	EF40	.SA:O					
00244					*			
00245					* AXPN	T : AUX	ILIARY P	OINTER SET SUBROUTINE
00246					* ENTR	Y : ACC	-A = 0-0	-0-0-23-22-21-20
00247					*	ACC	.B = 0-c	6-C5-C4-C3-C2-C1-CD, WHERE C(D:6)
00248					*			BYTE C OF CHAR. CODE
00249					* FXIT	: R4 =	YA = 0-	0-22-06-05-04-03-02
00250					*			-z1-0-0-0-0-c1-c0
00251					*	R60	6)=YP(6)	=23
00252					* OPER	ATTON :	TEMPORA	RY STORAGE :
00253					•			= z0-z1-0-0-0-0-0-0
00254							M(1.5)	- 0-0-z2-0-0-0-0
00255					*		N(2.5)	= 0-0-0-0-23-22-21-20
00256					*		N(3.5)	= 0-c6-c5-c4-c3-c2-c1-c0
00257					•			
00258			1103	٨	AXPNT	EQU	*	
D 026 OA	110	1 12	7c	A		LEAS	-4,S	RESERVE 4 BYTE TEMPORARY STORAGE
D0261A			62	Â		STD	2,5	SAVE ARGUMENT A & B.
UUZOIA	110:	CD	O.C.	•		310	-,0	MINING CHIMATERIA COMPANIA
D0263A	1107	5F				CLRB		
DD264A	1108	46				RORA		
D0265A	1109	46				RORA		
D0266A	110/	46				RORA		CY=ZZ,A7=Z1,A6=ZD.
DD267A	110	56				RORB		B7=Z2
D0268A	1100	: 49				ROLA		
D0269A	1100	56				RORB		B7=Z1_B6=Z2
00270A						ROLA		
00271A						RORB		B7=ZU,86=Z1,85=ZZ
00272A			98	A		TFR	B,A	DUPLICATE RESULT INTO ACC.A
DO274A	111	2 64	20	A		ANDB	#\$20	B = 0-0-22-0-0-0-0
00275A	1070000		CO	A		ANDA	#\$CD	A = ZO-Z1-O-O-O-O-O-O
D0276A	50500		E4	A		STD	O,S	SAVE A & B
DD278A	1119	S BD	1008	A		JSR	BUSY	
00279A			63	A		LDB	3,5	RESTORE INITIAL ARGUMENT
DO28DA		7-3-77-77	03	Â		ANDB	#\$03	KEEP ONLY THE 2 LSB
00281A			E4	A		ORB	D.S	B = ZO-Z1-O-O-O-C1-CO
D0282A			F425	Ä		STB	R5	STORE INTO R5=XA
00283A			63	Ä		LDB	3.S	The state of the s
D0284A			33	***		LSRB	-,-	
D0285A						LSRB		B = 0-0-0-c6-c5-c4-c3-c2
				-		ORB	1.5	B = 0-0-22-C6-C5-C4-C3-C2
D0286A	112	LFA	61	A				

AGE	007	EF40	.S	A:0				
00289A	1120	A6	62	A		LDA	2,5	RESTORE Z3-ZO ARGUMENT
00290A	112	84	08	A		ANDA	#\$08	TEST Z3
00291A	1131	27	08	113E		BEQ	AXPNT5	
0029ZA	1133	B6	F426	A		LDA	YP	Z3=1 : YP(6)=1.
00293A			40	A		ORA	#\$40	
00294A	1138	B7	F426	A		STA	YP	
00296A	1138	32	64	A		LEAS	4,5	UPDATE STACK POINTER
00297A	1130	39				RTS		
00299A			F426	A	AXPNT5	-	YP	Z3=0 : YP(6)=0.
00300A	1141	84	BF	A		ANDA	#\$8 F	
00301A	1143	B7	F426	A		STA	YP	
00303A	1117-575	7 1	64	٨		LEAS	4,5	UPDATE STACK POINTER
00304A	1148	39				RTS		
00305					*			Navious act at a
00306								DS SLICES.
00307					* ENTR			-0-0-23-22-21-20, WHERE Z(3:0) IS
00308					*			S FOR UDS SLICES.
00309					*			6-C5-C4-C3-C2-C1-CO, WHERE C(0:6) IS
00310					*	10573753	TE C OF CH	10 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
30311					*	0.00		THE SLICE BUFFER.
00312					* EXIT	20000	B DESTRO	YED
00313					*	χ -	= X + 10.	
00314					*			
00315					*			DINTER IS USED : BIT 2 = p OF
00316					*	"B	YTE LOAD"	COMMAND =1
00318A	1149	BD	1103	A	WRSLAL	JSR	AXPNT	SET AUXILIARY POINTER.
00320A	1140	86	34	A		LDA	#\$34	"BYTE WRITE COMMAND "
30321A			F420	A		STA	RD	STORE COMMAND WITHOUT EXEC.
00322A	1151	C6	DA	A		LDB	#10	INIT LOOP COUNTER FOR 10 SLICES.
0324A			80	17.7	WRSLA1	200	D, X+	STORE A SLICE AND EXECUTE
30325A	1.71 5.55	100	F429	A		STA	R1+8	TRANSFER INTO MEMORY
00326A	1158	BD	100B	A		JSR	BUSY	
00328A			04	۸		LDA	#\$04	INC. SLICE CNTER = R5(5:2)
0329A			F425	A		ADDA	R5	
0330A	1160	87	F425	A		STA	R5	
0332A				44		DECB	inc sa	DEC. LOOP COUNTER
10333A	1164	20	ED	1153		BNE	WRSLA1	

PAGE	800	EF40	.SA:O				
00337					*		
00338					* SLICE	E VALU	ES FOR UDS CHARACTERS OF FIGURE 15
00339					*		
0034DA	1167	7	20	A	CAR1	FCB	\$20,\$38,\$3c,\$3E,\$3F,\$3F,\$1F,\$1F,\$0F,\$0F
00341A	1171		04	A	CAR2	FCB	\$04,\$10,\$30,\$70,\$FC,\$FC,\$F8,\$F8,\$F0,\$F0
00342A	1176	3	07	A	CAR3	FCB	\$07,\$C7,\$E3,\$F3,\$F9,\$FC,\$FC,\$F8,\$E0,\$80
00343A	1185	5	EO	A	CAR4	FCB	\$ED,\$E3,\$C7,\$CF,\$9F,\$3F,\$3F,\$1F,\$D7,\$01
00344					*		
00345					* SLICE	E VALU	ES FUR QUADRICHROME CHARACTER (FIGURE 16)
00346					*		
00347A	118		90	A	QUADRI	FCB	\$90,\$5A,\$A3,\$6A,\$A9,\$BE,\$92,\$EB,\$29,\$B6
00349						END	
TOTAL	ERROF	S 000	000000	0			
TOTAL I	JARNI	INGS D	000000	000	0		

PROGRAMMING THE EF9345 IN 80 CHAR/ROW MODE

CHARACTER CODE (figures 20 and 21)

In 80 char/row mode, the screen is made of 25 or 21 rows of 80 characters.

Each character is displayed in a 6 pixels by 10 lines window, which is associated with a character code in a page memory.

For a page, one of two character code formats must be selected:

- Long codes (12 bits), which consist of a C byte and an attribute A nibble.
- Short codes (8 bits), which consist of only a C byte (see figure 20).

With short codes, the C byte selects one of the 128 internal alphanumeric characters (G₀ set), and characters are displayed without attributes.

Long code format provides an additional 1024 mosaic character set and four attributes: D (color select), N (negative), U (underline) and F (flash). For each character, the foreground/background colors and the insert attribute are selected by bits D and N from the values programmed in DOR and MAT registers.

PAGE MEMORY

With long character code format, a page memory consists of three 1 Kbyte blocks. The same rules as in 40 char/row mode apply to page memory selection. The first (resp. second) block holds the C bytes of the characters in even (resp. odd) position on the rows. Every two consecutive characters have their A nibble concatened to make a byte stored in the third block.

Short character codes are similarly packed in two consecutive blocks which hold only C bytes.

ACCESS TO CHARACTER CODE

KRL command performs long character code transfer between registers R1-R3 and the memory. R1 is used for C byte transfer and R3 for A nibble transfer. When loading a character code, the A nibble must be repeated in R3.

KRC command is similarly used for short character code access between R1 and the memory.

Both KRL and KRC commands use the Main Pointer (R6, R7) for memory addressing. With a page memory starting from block number Z(0:3), R6 holds the Y row number and Z3-Z2. As the character position on a row is given by X(0:5) and Z0, it must be transcoded to obtain the R7 value with Z0-Z1 in the most significant bits (see figure 22).

Figure 20: 80 Char/Row Character Code.




Figure 21: Color Selection.





Figure 22: Transcoding an Horizontal Screen Location into a R7 Pointer.



PROGRAMMING THE EF9345 IN 80 CHAR/ROW MODE

000		F420 F421 F422 F423 F424 F425 F426 F427 F425 F427 F426 4000 3F80	A A A A A A A A A A A A A A A	* THIS * AFTE CHAR. * CHAR. * OPER. * * EF934 RD R1 R2 R3 R4 R5 R6 R7 XA XYA XYA	PROGR R INDI ACTER ATION 45 REG EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	AM IS WRIT	COMMAND/STATUS REGISTER DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F421 F422 F423 F424 F425 F426 F427 F425 F427 F425 F426 F427 F426	A A A A A A A A A A A A A A A	* THIS * AFTE CHAR: CHAR	PROGR R INDI ACTER ATION 45 REG EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	AM IS WRITERECT REGISSTRINGS AF IS MADE. SISTER ADDR \$F420 R0+1 R0+2 R0+3 R0+4 R0+5 R0+6 R0+7 R5 R4 R7 R6	TEN IN 6809 ASSEMBLER LANGUAGE. ITERS INITIALIZATION, TWO INE DISPLAYED AND A ROLL-UP RESS COMMAND/STATUS REGISTER DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F421 F422 F423 F424 F425 F426 F427 F425 F427 F425 F426 F427 F426	A A A A A A A A A A A A A A A	* THIS * AFTE CHAR: CHAR	PROGR R INDI ACTER ATION 45 REG EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	AM IS WRITERECT REGISSTRINGS AF IS MADE. SISTER ADDR \$F420 R0+1 R0+2 R0+3 R0+4 R0+5 R0+6 R0+7 R5 R4 R7 R6	TEN IN 6809 ASSEMBLER LANGUAGE. ITERS INITIALIZATION, TWO INE DISPLAYED AND A ROLL-UP RESS COMMAND/STATUS REGISTER DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F421 F422 F423 F424 F425 F426 F427 F425 F427 F425 F426 F427 F426	A A A A A A A A A A A A A A A A A A A	* AFTE: * CHAR: * OPER: * EF934 RD R1 R2 R3 R4 R5 R6 R7 XA YA XP YP STACK	R INDI ACTER ATION 45 REG EQU EQU EQU EQU EQU EQU EQU EQU EQU EQ	STRINGS AR IS MADE. SISTER ADDR SF420 RO+1 RO+2 RO+3 RO+4 RO+5 RO+6 RO+7 R5 R4 R7 R6	ETERS INITIALIZATION, TWO RE DISPLAYED AND A ROLL-UP RESS COMMAND/STATUS REGISTER DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F421 F422 F423 F424 F425 F426 F427 F425 F427 F425 F426 F427 F426	A A A A A A A A A A A A A A A A A A A	* CHAR: * OPER: * EF93: * EF93: R1 R2 R3 R4 R5 R6 R7 XA YA YP STACK	ACTER ATION 45 REG EQU EQU EQU EQU EQU EQU EQU EQU EQU EQ	STRINGS AF IS MADE. SISTER ADDR \$F420 R0+1 R0+2 R0+3 R0+4 R0+5 R0+6 R0+7 R5 R4 R7 R6	RE DISPLAYED AND A ROLL-UP RESS COMMAND/STATUS REGISTER DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F421 F422 F423 F424 F425 F426 F427 F425 F427 F425 F426 F427 F426	A A A A A A A A A A A A	* OPER. * EF934 * EF934 RD R1 R2 R3 R4 R5 R6 R7 XA YA YP STACK	ATION 45 REGUEQUEQUEQUEQUEQUEQUEQUEQUEQUEQUEQUEQUEQU	IS MADE. SISTER ADDR \$F420 R0+1 R0+2 R0+3 R0+4 R0+5 R0+6 R0+7 R5 R4 R7 R6	COMMAND/STATUS REGISTER DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F421 F422 F423 F424 F425 F426 F427 F425 F427 F425 F426 F427 F426	A A A A A A A A A A A A	* EF934 RD R1 R2 R3 R4 R5 R6 R7 XA YA YP STACK	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	\$F420 RO+1 RO+2 RO+3 RO+4 RO+5 RO+6 RO+7 R5 R4 R7 R6	COMMAND/STATUS REGISTER DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F421 F422 F423 F424 F425 F426 F427 F425 F427 F425 F426 F427 F426	A A A A A A A A A A	RD R1 R2 R3 R4 R5 R6 R7 XA YA YA YP STACK	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	\$F420 RO+1 RO+2 RO+3 RO+4 RO+5 RO+6 RO+7 R5 R4 R7 R6	COMMAND/STATUS REGISTER DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F421 F422 F423 F424 F425 F426 F427 F425 F427 F425 F426 F427 F426	A A A A A A A A A A	RD R1 R2 R3 R4 R5 R6 R7 XA YA YA YP STACK	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	\$F420 RO+1 RO+2 RO+3 RO+4 RO+5 RO+6 RO+7 R5 R4 R7 R6	COMMAND/STATUS REGISTER DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F421 F422 F423 F424 F425 F426 F427 F425 F427 F425 F426 F427 F426	AIAAIAA	R1 R2 R3 R4 R5 R6 R7 XA YA XP YP	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	R0+1 R0+2 R0+3 R0+4 R0+5 R0+6 R0+7 R5 R4 R7 R6	DATA REGISTERS AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F422 F423 F424 F425 F426 F427 F425 F427 F426 4000	A 1 A 1 A 1 A 1 A 1	R2 R3 R4 R5 R6 R7 XA YA XP YP	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	R0+2 R0+3 R0+4 R0+5 R0+6 R0+7 R5 R4 R7 R6	AUXILIARY POINTER (Y) AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F423 F424 F425 F426 F427 F425 F427 F426 4000	A A A A A A A A A A	R3 R4 R5 R6 R7 XA YA XP YP	EQU EQU EQU EQU EQU EQU EQU EQU EQU	R0+3 R0+4 R0+5 R0+6 R0+7 R5 R4 R7 R6	AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F423 F424 F425 F426 F427 F425 F427 F426 4000	A A A A A A A A A A	R3 R4 R5 R6 R7 XA YA XP YP	EQU EQU EQU EQU EQU EQU EQU EQU EQU	R0+3 R0+4 R0+5 R0+6 R0+7 R5 R4 R7 R6	AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F424 F425 F426 F427 F425 F424 F427 F426 4000	A 1 A 1 A 1	R4 R5 R6 R7 XA YA XP YP	EQU EQU EQU EQU EQU EQU EQU EQU EQU	RO+4 RO+5 RO+6 RO+7 RS R4 R7 R6	AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F425 F426 F427 F425 F424 F427 F426	AIAI	R5 R6 R7 XA YA XP YP	EQU EQU EQU EQU EQU EQU EQU EQU	RO+5 RO+6 RO+7 RS R4 R7 R6	AUXILIARY POINTER (X) MAIN POINTER (Y) MAIN POINTER (X)
000		F426 F427 F425 F424 F427 F426	AIAI	R6 R7 XA YA XP YP STACK	EQU EQU EQU EQU EQU EQU EQU	RO+6 RO+7 RS R4 R7 R6	MAIN POINTER (Y) MAIN POINTER (X)
000		F427 F425 F424 F427 F426 4000	AIAI	R7 XA YA XP YP STACK	EQU EQU EQU EQU EQU EQU	RO+7 R5 R4 R7 R6	MAIN POINTER (X)
000		F424 F427 F426 4000	A	YA XP YP STACK	EQU EQU EQU EQU	R4 R7 R6	28
000		F424 F427 F426 4000	A	YA XP YP STACK	EQU EQU EQU EQU	R4 R7 R6	:8
000		F427 F426 4000	A	XP YP STACK	EQU EQU EQU	R7 R6 \$4000	8
000		F426 4000	A :	YP STACK	EQU EQU	R6 \$4000	8
000		3 3 TO 1 T	0.77110	THE STREET	EQU		8
000		3 3 TO 1 T	0.77110	THE STREET	EQU		28
000					2020		
					ORG	\$1000	
		1000	A 1	MAIN	EQU		
000	10CE	4000	A		LDS	#STACK	STACK INITIALIZATION
004	CE	3F80	A		LDU	#STACKU	Automotive (CC) in the Control of the Control of Contro
007		91	A		LDA	#\$91	LOAD AND EXECUTE A "NOP" COMMAND
009	87	F428	A		STA	RD+8	WITHOUT TESTING BUSY
				*			
							11 4 4 7 C C C C C C C C C C C C C C C C C
				* TGS3	= 0 :	VERTICAL	RESYNC. DISABLED
				* TGS4	= 0 :	HORI ZONTA	L SYNC. ON HVS/HS PIN AND
			•	*			SYNC. ON PC/VS PIN
			,	* TGS5	= 0 :	SERVICE R	$\mathbf{W} \mathbf{Y} = 0$
							HAR/ROW MODE, LONG CHAR CODE (12 BITS)
			•	*			
000	BD	1002	A		JSR	BUSY	
DOF.	86	CO	A		LDA	#SCO	LOAD VALUE INTO R1
011	B7	F421	A			R1	PARTIES EL VEUN TOTT DE TOTT DE CONTROL DE C
		2.272				2000	"IND" COMMAND TO LOAD TGS (r=1)
		(17.5) KOS				RO+8	LOAD AND EXECUTE COMMAND.
0	OF 11 14	OC BD OF 86 11 B7 14 86 16 B7	OF 86 CO	OC BD 10DZ A OF 86 CO A 11 B7 F421 A 14 86 81 A	* TGSO * TGS1 * TGS2 * TGS3 * TGS4 * TGS5 * TGS5 * TGS6 * TGS * TG	* TGSO = 0 : * TGS1 = 0 : * TGS2 = 0 : * TGS3 = 0 : * TGS4 = 0 : * TGS4 = 0 : * TGS5 = 0 : * TGS5 = 0 : * TGS5 = 0 : * TGS(7:6) = * ** ** ** ** ** ** ** ** *	* VERTICAL * TGS5 = 0 : SERVICE R * TGS(7:6) = 11 : 80 C * ** ** ** ** ** ** ** ** *

```
PAGE 002 EF80
                    .SA:O
00058
                            * MAT REGISTER INITIALIZATION :
00059
                            * MAT(2:0) = 100 : MARGIN COLOR = BLUE
00060
00061
                            * MAT3 = 1 : I SIGNAL IS HIGH DURING MARGIN PERIOD
00062
                            * MAT(5:4) = 00 : FIXED COMPLEMENTED CURSOR
                            * MAT6 = 1 : CURSOR DISPLAY ENABLED
00063
00064
                            * MAT7 - 0 : NO ZOOM MODE
00065
00067A 1019 BD
                 1002
                                   JSR
                                          BUSY
00068A 101C 86
                          A
                                   LDA
                                          #$40
                                                   LOAD VALUE INTO R1
                 4C
00069A 101E B7
                 F421
                                   STA
                                          R1
                                                   "IND" COMMAND TO LOAD MAT (r=2)
00070A 1021 86
                 82
                                   LDA
                                         #$82
00071A 1023 B7
                 F428
                                   STA
                                          RO+8
                                                   LOAD AND EXECUTE COMMAND.
00073
00074
                            * PAT REGISTER INITIALIZATION :
00075
                            * PATO = 1 : SERVICE ROW ENABLED
                            * PAT1 = 1 : UPPER BULK ENABLED
00076
00077
                            * PAT2 = 1 : LOWER BULK ENABLED
00078
                            * PAT3 = 1 : CONCEAL ENABLED
                            * PAT(5:4) = 11 : I SIGNAL IS HIGH DURING THE
00079
00080
                                              ACTIVE DISPLAYED AREA.
00081
                            * PAT6 = 1 : FLASHING ENABLED
00082
                            * PAT7 = 0 : 80 CHAR/ROW MODE, LONG CODE
00083
00085A 1026 BD
                 10p2
                                   JSR
                                          BUSY
00086A 1029 86
                                          #$7F
                 7F
                                   LDA
                                                   LOAD VALUE INTO R1
00087A 102B B7
                 F421
                                   STA
                                          R1
00088A 102E 86
                                          #$85
                                                   "IND" COMMAND TO LOAD PAT (r=3)
                 83
                                   LDA
00089A 1030 B7
                 F428
                                          RO+8
                                                   LOAD AND EXECUTE COMMAND.
                                   STA
00091
00092
                            * DOR REGISTER INITIALIZATION :
00093
                            * DOR(3:0) = 1111 : COLOR CO = WHITE
00094
                            * DOR(7:4) = 1000 : COLOR C1 = BLACK
00095
                            * INSERT ATTRIBUTE i IS SET FOR ANY CHARACTER.
00096
00098A 1033 Bb
                 1002
                                   JSR
                                          BUSY
00099A 1036 86
                 8F
                                   LDA
                                          #$8F
                                                   LOAD VALUE INTO R1
                         A
00100A 1038 B7
                 F421
                                   STA
                                          R1
00101A 1038 86
                                                   "IND" COMMAND TO LOAD DOR (r=4)
                 84
                         A
                                   LDA
                                          #$84
00102A 103b B7
                 F428
                         A
                                   STA
                                          -RO+8
                                                   LOAD AND EXECUTE COMMAND.
```

	003	EF80	_S	A:O			
00104				*			
00105				* R	OR REGIST	ER INITIA	LIZATION :
00106				* R	OR(4:0) =	01000 :	ORIGIN ROW = 8
00107				* R	OR(7:5) =	001 :	DISPLAYED PAGE MEMORY STARTS FROM BLOCK (
00108				*			
001104	1040	BD	1002	A	JSR	BUSY	
00111/	1043	86	28	A	LDA	#\$28	LOAD VALUE INTO R1
00112/	1045	87	F421	A	STA	R1	
001134	1048	86	87	A	LDA	#\$87	"IND" COMMAND TO LOAD ROR (r=7)
001144	1044	87	F428	٨	STA	RO+8	LOAD AND EXECUTE COMMAND.
00116				*			
00117							ITH ALPHANUMERIC SPACES
00118				* B	ACKGROUND	COLOR =	CM (MARGIN COLOR)
00119				*			
001204	7 7 7 7	100	20	A	LDA	#\$20	C BYTE FOR EVEN POSITION CHAR.
00121A		- T-17	2000		LDX	#\$2000	C BYTE FOR ODD POSITION AND A NIBBLES
00122A		0.00	04	A	LDB	#4	PAGE MEMORY FIRST BLOCK NUMBER
00123A	1054	80	1008	A	JSR	MPFILL	
00125							H FLASH AND NEGATIVE ATTRIBUTES
00126				* A	TTRIBUTE !		
00127				*			= CO DEFINED IN DOR
00128				*	FOREGROU	UND COLOR	= CM (MARGIN COLOR)
00130A		100	1002		JSR	BUSY	200-200 - 2 00-200-200-200-200-200-200-200-200-200
00131A	100000		51	A	LDA	#\$51	LOAD "KRL" COMMAND WITH
00132A	105C	B7	F420	٨	STA	RO	CURSOR INCREMENTATION
00134A			28		LDA	#\$28	INIT MAIN POINTER (CURSOR)
00135A			F426	0 2550	STA	R6	
DD136A			00	A	LDA	#\$00	
00137A	1066	B7	F427	٨	STA	R7	
	1069		cc	A	LDA	#\$CC	LCAD ATTRIBUTE NIBBLE (REPEATED
	1068	87	F423	٨	STA	R3	INTO R3).
00139A 00140A		C6	OA.	A	LDB	#10	LOOP COUNTER FOR 10 CHARACTERS
00140A		~ -		A	LDA	#' A	FIRST CHAR CODE C BYTE
00140A		86	41	1,550			
00140A 00142A 00143A 00145A	1070	в7	41 F429	1550 1 500 1800	T. 10 C. 10	R1+8	STORE C.C. C BYTE AND EXEC COMMAND
00140A 00142A 00143A 00145A 00146A	1070 1072 1075	B7 40	F429	A L00	INCA		STORE C.C. C BYTE AND EXEC COMMAND INCREMENT C BYTE
00140A 00143A 00143A 00145A 00146A	1070 1072 1075 1076	B7 40 80	1995	A L00	INCA JSR	R1+8 BUSY	INCREMENT C BYTE
00140A 00142A 00143A 00145A 00146A	1070 1072 1075 1076 1079	B7 40 80 5A	F429	A L00	INCA		

PAGE	004	EF80	-5/	A:0				
00151					* WRIT	E "KLM	WIT	H UNDERLINING
00152								CGROUND COLOR = CM
00153						75		EGROUND COLOR = CO
00133							1.54	TOTAL
00155A			24			LDA	#\$2A	INIT CURSOR
00156A	107E	B7	F426	A		STA	R6	
00157A	1081	86	00	A		LDA	#\$00	
00158A	1083	B7	F427	A		STA	R7	
00160A	1086	86	22			LDA	#\$22	ATTRIBUTE NIBBLE INTO R3
00161A			F423	A		STA	R3	
				- 0			COOPERSON	
00163A	1088	C6	CA			LDB	#10	
00164A	1080	86	48	A		LDA	#" K	
00166A	1085	P7	F429		LOOP1	STA	R1+8	
0167A				- 0		INCA		
00168A			1002			JSR	BUSY	
0169A	0.000		1006			DECB		
0170A			F6	108F		BNE	LOOP1	
				1001		-		
10172					* ROLL	-UP OPI	ERATION E	KAMPLE
0174A	1099	BD	1002	٨		JSR	BUSY	
0176A	1090	86	8F	A		LDA	#\$8F	EXECUTE "IND" COMMAND TO READ ROR REGISTE
0177A			F428	A		STA	RO+8	
0179A	10A1	BD	1002	A		JSR	BUSY	COMMAND EXECUTED?
0180A	10A4	86	F421	A		LDA	R1	READ RESULT FROM R1
00182A	1047	41	87			LDB	#\$87	STORE "IND" COMMAND FOR LOADING ROR
00183A			F420	â		STB	RO	STORE THE COMPAND FOR COMPTHS NOR
,01037	iuny		1420			310	No	
0185			10AC	A	LOOP3	EQU	*	
0187A	10AC	87	F429			STA	R1+8	STORE VALUE TO BE LOADED INTO ROR
0188A			1002	Ä		JSR	BUSY	
0189A			1006	A		JSR	WAIT	TEMPO
0190A			DATE DOS	10		INCA	CARROLL	A9900005
0191A	1086	34	02	A		PSHS	A	
0192A			1F	A		ANDA	#\$1F	YOR = ROR(4:0) = 31 ?
0193A			1F	A		CMPA	#31	
0194A			02			PULS	٨	
0195A	10BE	26	EC	10AC		BNE	LOOP3	
0197A	1000	84	EO	A		ANDA	#SEO	IF YOR=31, SET YOR=8
0198A			08	Ä		ADDA	#8	
0199A			E6	10AC		BRA	LOOP3	
10704						200.000	2000 C	
10201			1006		WAIT	EQU	*	
N2020			10			PSHS	X	
10203A			FFFF		WAIT1	LDX	#SFFFF	
10204A			1F		WAITZ	LEAX	-1,X	
0205A			FC	10CB		BNE	WAITZ	
A9020			10	A		PULS	x	
10207A		70				RTS		

PAGE (005	EF80	_S/	1:0				
00209					*			
00210					* BUSY	: TEST	BUSY	IN STATUS REGISTER RO(7)
00211					*			
00213			1002		BUSY	EQU	*	
00214A	1002	70	F420	A		TST	RO	
00215A	1005	28	FB	1002		BMI	BUSY	LOOP IF BIT 7 = 1
00216A	1007	39				RTS		
22222								
00218					*	000 00000		
00219					* MPFI			3-BLOCK PAGE MEMORY STARTING FROM BLOCK O
00220								SAME LONG CHARACTER CODE
00221					*	EN		THE 1RST BLOCK IS FILLED WITH ACC. A CONTENTS
00222					*			THE 2ND BLOCK WITH X REG. (MSB) CONTENTS
00223					*			THE 3RD BLOCK WITH X REG. (LSB) CONTENTS.
00224					*			
00226			1008	A	MPFILL	EQU	*	
00228A	1008	BĐ	10p2	A		JSR	BUSY	TEST BUSY STATUS
00229A			F421	Ä		STA	R1	STORE CHAR CODE INTO R1,R2,R3
00230A	10DE	BF	F422	A		STX	R2	
		ricon manani				ACCOUNT OF		
00232A			6380	121		CLRA		INIT MAIN POINTER TO THE BEGINNING
00233A		-	F426	٨		STA	R6	OF THE SERVICE ROW: R6 = R7 = 0.
00234A	10E5	B7	F427	A		STA	R7	
00236A	1058	86	05			LDA	#\$05	LOAD AND EXECUTE "CLF" COMMAND
00237A			F428	Ä		STA	RO+B	COND THE EMELOIC CENT SOUTH
JOC3. N		***					110.0	
A98500	10ED	8E	07b0	A		LDX	#2000	
00240A	10F0	30	1F	A	FILL30	LEAX	-1.X	WAIT ABOUT 15 MILLISECONDS
00241A	10F2	26	FC	10F0		BNE	FILL3	
002474	1000	n.c						EXECUTE A BUONE COMMUNIC
00243A			91	^		LDA	#\$91 RO+8	EXECUTE A "NOP" COMMAND TO ABORT "CLF"
JUC44A	IUFO	BI	F428	•		STA	NU+0	TO ABORT CEF
00246A	10F9	39				RTS		
00248						END		


COMMAND TABLE

-	Memo		Code			å	Far	Parameter		Ñ,	Status	87			Ā	Arguments	enta		Execution Time (1)	(1) em
		~	80	40	4	60	~	-	0	A	LX. LX, R17	X. B	1,	Ē	R2 R3	3 R4	2	R6 R7	Write	Read
Irdirect	2	-	0	0	0	P/W	,	_		0	0	0	0	0		1	1	MP	2	3.5
40 Characters - 24 Bits	KRF		0		0	H.W	0		-	×	×	0	0	S	8 A	•		Wb	7	7.5
40 Characters - 16 Bits	KRG	0	0	0	0	AV.	0	-	-	×	×		0	A. B.	3	1	•	d.	5.5	7.5
80 Characters - 8 Bits	KRC	0	-	0	0	AME	0	0	-	×	×		0	0	1	1	1	MP	6	9,5
80 Characters - 12 Bits	KRL	0	-	0	-	AVE.	0		-	×	×		0	0	4	1	٠	ΜP	12.5	11.5
40 Characters Variable	KRV	0	0	-	0	AVA	0	0	-	×	×	×	×	CB	4	1	×	MP	(2)3+3+	3.5 + 6 •
Expansion	EXP	0	-	-	0				0	×	0	×		CB	¥	Μď	XF	MP	(3) < 247	-
Compression	CMP	0	-	-	-		0		0	×	0	×		O	B	Ă.	XF	MP	(3) < 402	
Expanded Characters	KRE	0	0			1	0	0	-	×	×		0	S B	4	Αd	-	MP	,	7.5
Byte	120	0	0	-	-	AME			-	×	×	×		0	'		AP	MP	7	4.5
Move Buffer	MVB	-	-	0	-		jus	[cs	es	0	0	0	0	×	1	_	AP	MP	(2) 2 + 4.0	
Move Double Buffer	QVW	-	-	-	0		100	ka	no		0		0	3	1	_	AP	MP	(2) 2 + 6.0	
Move Triple Buffer	MVT	-	-	-	-	-	lan.	jes	ns		0		0	۱ ۸	1		AP	MP	(2) 2 + 12.n	
Clear Page (4) - 24 Bits	CLF	0	0		0	0			-	×	×			S	8 A	1	,	MP	< 4700 (1 K code)	1
Clear Page (4) - 16 Bits	OLG CLG	0	0	0	0	0		-	-	×	×		O A	A' B	₩.	1	1	MP	< 5800 (1 K code)	
Vertical Sync Mask Set	VSM	-	0	0	-	-	0		-		0	0		ľ		1	1	1		
Vertical Sync Mask Reset	VRM	-	0		-		-		-	,	,	,	÷	ľ	•	1	1	1		-
Increment Y	ž	-	0	-	-				0		0		0	1	1	1	1	- *	TBD	•
No Operation	GON	-	6	0	,			,		ı			-			L				


Points' Select		No. Arecied	Ξ	,
t : Auxillary Pointer	*	Used as Working Register	8	
O : Main Pointer.	PW (ZW, YW)	Working Buffer		2
 Source Destination	×	Set or Reser	6	>
01 : Source - MP ; Destination - AP	#×	X File	3	-
10 : Source - AP : Destination - mP	_	Pointer incrementation	1	*
Stop Condition	0	Osta		=
01 : Stop at End of Buffer	o.v	Main Pointer		c
10: No Stop	4₽	Auxiliary Pointer.		
 Indirect Register Number				
	1. Avanay Forner 0. Main Pointer 10. Source Desiration - AP 10. Source - MP; Destination - MP 10. Source - MP; Destination - MP 10. Source - MP; Destination - MP 10. Stop Condition 10. No Stop 10. No Stop 11. Indirect Register Number	Trief The Control of	ingerior - AP P : Destination - AP P : Destination - mP s of Byffer Number	Triangle PW (ZW, YW) No Py (Zw, YW) No Suffer PW (Zw, YW) No Suffer Py (Zw, YW) No Suffer Py (Zw, YW) No Py (Zw, YW) No Py (Zw, YW) No Py (Zw, YW) No Py (Zw, YW)

	: Not Affected	3	Unit : 12 clock periods (* 1 µs) without possible suspensit
	.: Used as Working Register	8	n : total number of words < 40 : ! = 1 for long codes, =
W (ZW, YW)	: Working Buffer		for short codes.
	Set or Resert	6	Worst case (20 long codes + 20 short codes).
	: X File	3	These commands repeat KAF or KRG with Y incrementation
	. Pointer incrementation		when X overlows. When the last position is reached in a
	: Data		now. Y is incremented and the process starts again on the
0.	Main Pointer		next row. These commands stop only with abon.
a .	: Auxidiary Pointer,		

50



40 Char/Row Fixed Long Codes




30		nd Set B (4:7		Number of Character Per Set	Set Name	Set Type		Cell
7	6	5	4	C (0:6)	Name	Type		Location
9	0	1	0	128 Standard Mosaïcs 32 Strokes	G ₁₀ G ₁₁	SEMI-GR.		
	0	0	U	128 Alphanumerics	G0		1_	
0	1	0	N D E R L	Accentued Lower Case Alpha	G20 G21	ALPHA	BICHE	ON-CHIP ROM
1	0	1	N E	100 Alpha UDS	G:0		O M	EXTERNAL MEMORY
	0	1	1 0	100 Semi-graphic UDS 100 Semi-graphic UDS	G'10 G'11	SEMI-GR.		
	1	x	x	8 Sets of 100 Quadrichrome Character	Q0 to Q7	QUADRICHRO)ME	

Nota: Programming bit value

1 = True 0 = False.

80 Char/Row Character Code



COLOR SELECTION

D	N	BACKGND COLOR	FOREGND COLOR	ì
0	0	CM	Co	iO
0	1	Co	CM	iO
1	0	C _M	C ₁	i1
1	1	C ₁	CM	i1

(C₀, C₁, i0, i1): defined in DOR C_M: margin color defined in MAT