```
use ieee std logic 1164 ALL;
use ieee numeric std all:
entity baseline control is
 generic(
   W
                   : natural; -- := 10; -- numero de bits en los datos
   ADCBITS
         : natural; -- := 12; -- numero de bits de los registros
   RBITS
   REFRESH RATE : natural; -- := 80000; -- 80000 clk implican un refresh rate de 2ms (80000 * 25 ns = 2ms)
                    : natural --:= 3 -- numero de canales de la electronica
   NCH
 port(
   clk 40mhz in std logic;
   reset : in std logic;
   ptick_2ms : out std_logic;
   data adc1 : in std logic vector(ADCBITS-1 downto 0);
   data_adc2 : in std_logic_vector(ADCBITS-1 downto
                   : in std_logic_vector(ADCBITS-1_downto
   data adc3
   baseline1
                    : out std logic vector(RBITS-1 downto 0);
   baseline2
                   : out std logic vector(RBITS-1 downto 0);
   baseline3
                   : out std logic vector(RBITS-1 downto 0)
end baseline control;
architecture rtl of baseline control is
signal cont_promedio_reg, cont_promedio_next : unsigned((2**W-1) downto 0);
 signal adc1 sum reg, adc1 sum next : unsigned((2**W-1) downto
 signal adc2 sum reg, adc2 sum next : unsigned((2**W-1) downto
```

signal adc3 sum reg, adc3 sum next : unsigned((2**W-1) downto

library ieee;