```
arnaldi@kornephoros:~/work/lago/lago-fpga-vhdl$ ls
baseline control.prj dcm 200mhz.v
                                          interfaz spi.pri kcuart tx.vhd
                                                                                   lago fpga vhdl.xise spi dac.vhd
baseline control.xst GPSNFIF0.FMT
                                          interfaz spi.vhd lago fpga vhdl 1200.ucf
                                                                                   lago fpga vhdl.xst trigger.vhd
baseline.vhd
                    GPS n fifo.vhd
                                          interfaz spi.xst lago fpga vhdl.prj
                                                                                   Makefile
                                                                                                        uart rx.vhd
bbfifo 16x8.vhd
                                                                                   nexys2 1200.batch
                    GPSNFIFO.VHD
                                          ipcore dir
                                                                                                        uart tx.vhd
                                                           lago fpga vhdl.ucf
clk 40mhz.v
                    HP03 par control.vhd kcpsm3.vhd
                                                           lago fpga vhdl.vhd
                                                                                   nexys2 500.batch
                                                                                                       usb if ctrl.vhd
clock divider.v
                    HP LAGO.VHD
                                          kcuart rx.vhd
                                                            lago fpga vhdl.vhd orig
                                                                                   rampa hv.vhd
arnaldi@kornephoros:~/work/lago/lago-fpga-vhdl$
```