

S50240/S50241/S50242

TOP OCTAVE SYNTHESIZER

Features


- ☐ Single Power Supply
- □ Broad Supply Voltage Operating Range
- □ Low Power Dissipation
- ☐ High Output Drive Capability
- □ S50240 50% Output Duty Cycle
- ☐ S50241 30% Output Duty Cycle
- ☐ S50242 50% Output Duty Cycle

General Description

The S5024 is one of a family of ion-implanted, P-Channel MOS, synchronous frequency dividers.

Each output frequency is related to the others by a multiple 12√2 providing a full octave plus one note on the equal tempered scale.

Low threshold voltage enhancement-mode, as well as depletion mode devices, are fabricated on the same chip allowing the S5024 family to operate from a single, wide tolerance supply. Depletion-mode technology also allows the entire circuit to operate on less than 360mW of power. The circuits are packaged in 16-pin plastic dual-in-line packages.



S50240/S50241/S50242

RFI emination and feed-through are minimized by placing the input clock between the V_{DD} and V_{SS} pins. Internally the layout of the chip isolates the output buffer circuitry from the divisor circuit clock lines. Also, the

output buffers limit the minimum rise time under no load conditions to reduce the R.F. harmonic content of each output signal.

Absolute Maximum Ratings

Voltage On Any Pin Relative to V _{SS} +	0.3V to - 20V
Operating Temperature (Ambient)	
Storage Temperature (Ambient)	'C to + 150°C

Recommended Operating Conditions (0°C≤T_A≤50°C)

Symbol	Parameter	Min.	Тур.	Max.	Units	Figure
V _{SS}	Supply Voltage	0		0	٧	
V_{DD}	Supply Voltage	-11.0	-14.0	- 16.0	٧	-

Electrical Characteristics (0°C \leq T_A \leq 50°C; V_{DD} = -11 to -16V unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Figure
V _{IL}	Input Clock, Low	0		-1:0	٧	Figure 1
V _{IH}	Input Clock, High	- 10.0		V _{DD}	٧	Figure 1
f ₁	Input Clock Frequency	100	2000.240	2500	kHz	
tr. tr	Input Clock Rise and Fall Times 10% to 90% @ 2.5MHz			50	nsec	Figure 1
ton, toff	Input Clock On and Off times @ 2.5MHz		200		nsec	Figure 1
C ₁	Input Capacitance		5	10	pF	
VoH	Output, High @ 1.0mA	V _{DD} + 1.5		Von	٧	Figure 2
V _{OL}	Output, Low @ 1.0mA	V _{SS} - 1.0		Vss	V	Figure 2
tro. tro	Output Rise and Fall Times, 500pF Load 10% to 90%	250		2500	nsec	Figure 3
ton	Output Duty Cycle—S50240, S50242 S50241		50 30		% %	
l _{DD}	Supply Current		14	22	mA	Outputs Unloaded

S50240/S50241/S50242

