# **Rockchip Developer Guide Linux GMAC Mode Configuration**

文件标识: RK-KF-YF-144

发布版本: V1.0.0

日期: 2021-01-16

文件密级:□绝密 □秘密 □内部资料 ■公开

#### 免责声明

本文档按"现状"提供,瑞芯微电子股份有限公司("本公司",下同)不对本文档的任何陈述、信息和内容的准确性、可靠性、完整性、适销性、特定目的性和非侵权性提供任何明示或暗示的声明或保证。本文档仅作为使用指导的参考。

由于产品版本升级或其他原因,本文档将可能在未经任何通知的情况下,不定期进行更新或修改。

#### 商标声明

"Rockchip"、"瑞芯微"、"瑞芯"均为本公司的注册商标,归本公司所有。

本文档可能提及的其他所有注册商标或商标,由其各自拥有者所有。

#### 版权所有 © 2020 瑞芯微电子股份有限公司

超越合理使用范畴,非经本公司书面许可,任何单位和个人不得擅自摘抄、复制本文档内容的部分或全部,并不得以任何形式传播。

瑞芯微电子股份有限公司

Rockchip Electronics Co., Ltd.

地址: 福建省福州市铜盘路软件园A区18号

网址: <u>www.rock-chips.com</u>

客户服务电话: +86-4007-700-590

客户服务传真: +86-591-83951833

客户服务邮箱: fae@rock-chips.com

#### 前言

#### 概述

本文提供 Rockchip 平台以太网 GMAC 接口不同模式下的配置用例,用于解决以太网配置问题。

#### 产品版本

芯片名称	内核版本
ROCKCHIP 芯片	3.10/4.4/4.19

#### 读者对象

本文档(本指南)主要适用于以下工程师:

技术支持工程师

软件开发工程师

#### 修订记录

版本号	作者	修改日期	修改说明
V1.0.0	吴达超	2021-01-16	初始版本

#### **Rockchip Developer Guide Linux GMAC Mode Configuration**

- 1. PX30
  - 1.1 RMII Clock Output
  - 1.2 RMII Clock Input
- 2. RK1808
  - 2.1 RMII Clock Output
  - 2.2 RMII Clock Input
  - 2.3 RGMII Clock Output
  - 2.4 RGMII Clock Input
- 3. RK3128
  - 3.1 RMII Clock Output
  - 3.2 RMII Clock Input
  - 3.3 RGMII Clock Input
- 4. RK3228
  - 4.1 RMII Clock Output
  - 4.2 RMII Clock Input
  - 4.3 RGMII Clock Output
  - 4.4 RGMII Clock Input
  - 4.5 Internal EPHY
- 5. RK3288
  - 5.1 RMII Clock Output
  - 5.2 RMII Clock Input
  - 5.3 RGMII Clock Input
- 6. RK3328
  - 6.1 RMII Clock Output
  - 6.2 RMII Clock Input
  - 6.3 RGMII Clock Input
  - 6.4 Internal EPHY
- 7. RK3368
  - 7.1 RMII Clock Output
  - 7.2 RMII Clock Input
  - 7.3 RGMII Clock Input
- 8. RK3399
  - 8.1 RMII Clock Output
  - 8.2 RMII Clock Input
  - 8.3 RGMII Clock Input
- 9. RK3568
  - 9.1 RMII Clock Output
  - 9.2 RMII Clock Input
  - 9.3 RGMII PLL output 25M for PHY, PLL output 125M for TX\_CLK
  - 9.4 RGMII PLL output 25M for PHY, RGMII\_CLK input 125M for TX\_CLK
  - 9.5 RGMII Crystal 25M for PHY, PLL output 125M for TX\_CLK
  - 9.6 RGMII Crystal 25M for PHY, RGMII\_CLK input 125M for TX\_CLK
  - 9.7 SGMII
  - 9.8 QSGMII
- 10. RV1108
  - 10.1 RMII Clock Input
  - 10.2 RMII Clock Output
- 11. RV1126
  - 11.1 RGMII PLL output 25M for PHY, PLL output 125M for TX\_CLK
  - 11.2  $\,$  RGMII PLL output 25M for PHY, RGMII Clock input 125M for TX\_CLK
  - 11.3 RGMII Crytal 25M for PHY, PLL output 125M for TX\_CLK
  - 11.4 RGMII Crytal 25M for PHY, RGMII\_CLK input 125M for TX\_CLK
  - 11.5 RMII Clock Output
  - 11.6 RMII Clock Input

不同模式下的配置主要包含了 phy mode, clock 和 pinctrl 的配置,这些配置都是关联的,需要同时配置,否则无法工作。以下是各芯片不同模式下,以 SDK 板级 DTS 为例的不同配置方式的参考。

#### 1. PX30

## 1.1 RMII Clock Output

```
&gmac {
    phy-supply = <&vcc_phy>;
    clock_in_out = "output";
    assigned-clocks = <&cru SCLK_MAC>;
    assigned-clock-rates = <500000000>;
    snps,reset-gpio = <&gpio2 13 GPIO_ACTIVE_LOW>;
    snps,reset-active-low;
    snps,reset-delays-us = <0 50000 50000>;
    pinctrl-names = "default";
    pinctrl-0 = <&rmii_pins &mac_refclk_12ma>;
    status = "okay";
};
```

## 1.2 RMII Clock Input

### 2. RK1808

#### 2.1 RMII Clock Output

```
&gmac {
       phy-supply = <&vcc phy>;
        phy-mode = "rmii";
        clocks = <&cru SCLK_GMAC>, <&cru SCLK_GMAC_RX_TX>,
                 <&cru SCLK GMAC RX TX>, <&cru SCLK GMAC REF>,
                 <&cru SCLK_GMAC_REFOUT>, <&cru ACLK_GMAC>,
                 <&cru PCLK GMAC>, <&cru SCLK GMAC RMII SPEED>;
        clock-names = "stmmaceth", "mac_clk_rx",
                      "mac clk tx", "clk mac ref",
                      "clk mac refout", "aclk mac",
                      "pclk_mac", "clk_mac_speed";
        assigned-clocks = <&cru SCLK GMAC RX TX>;
        assigned-clock-parents = <&cru SCLK GMAC RMII SPEED>;
        snps,reset-gpio = <&gpio0 10 GPIO ACTIVE LOW>;
        snps, reset-active-low;
        snps,reset-delays-us = <0 50000 50000>;
       pinctrl-names = "default";
       pinctrl-0 = <&rmii pins>;
        status = "okay";
};
```

### 2.2 RMII Clock Input

```
&gmac clkin {
        clock-frequency = <50000000>;
};
&gmac {
        phy-supply = <&vcc phy>;
       phy-mode = "rmii";
        clock in out = "input";
        clocks = <&cru SCLK GMAC>, <&cru SCLK GMAC RX TX>,
                 <&cru SCLK GMAC RX TX>, <&cru SCLK GMAC REF>,
                 <&cru SCLK GMAC REFOUT>, <&cru ACLK GMAC>,
                 <&cru PCLK GMAC>, <&cru SCLK GMAC RMII SPEED>;
        clock-names = "stmmaceth", "mac clk rx",
                      "mac_clk_tx", "clk mac ref",
                      "clk mac refout", "aclk mac",
                      "pclk mac", "clk mac speed";
        assigned-clocks = <&cru SCLK GMAC RX TX>, <&cru SCLK GMAC>;
        assigned-clock-parents = <&cru SCLK GMAC RMII SPEED>, <&gmac clkin>;
        snps,reset-gpio = <&gpio0 10 GPIO ACTIVE LOW>;
        snps,reset-active-low;
        snps,reset-delays-us = <0 50000 50000>;
        pinctrl-names = "default";
        pinctrl-0 = <&rmii pins>;
       status = "okay";
};
```

## 2.3 RGMII Clock Output

```
&gmac {
    phy-supply = <&vcc_phy>;
    phy-mode = "rgmii";
    clock_in_out = "output";
    assigned-clocks = <&cru SCLK_MAC>;
    assigned-clock-rates = <1250000000>;
    snps,reset-gpio = <&gpio0 10 GPIO_ACTIVE_LOW>;
    snps,reset-active-low;
    /* Reset time is 20ms, 100ms for rtl8211f */
    snps,reset-delays-us = <0 20000 100000>;
    tx_delay = <0x50>;
    rx_delay = <0x3a>;
    status = "okay";
};
```

## 2.4 RGMII Clock Input

```
&gmac {
    phy-supply = <&vcc_phy>;
    phy-mode = "rgmii";
    clock_in_out = "input";
    assigned-clocks = <&cru SCLK_GMAC>;
    assigned-clock-parents = <&gmac_clkin>;
    snps,reset-gpio = <&gpio0 10 GPIO_ACTIVE_LOW>;
    snps,reset-active-low;
    /* Reset time is 20ms, 100ms for rtl8211f */
    snps,reset-delays-us = <0 20000 100000>;
    tx_delay = <0x50>;
    rx_delay = <0x3a>;
    status = "okay";
};
```

#### 3. RK3128

## 3.1 RMII Clock Output

```
&gmac {
    assigned-clocks = <&cru SCLK_MAC_SRC>;
    assigned-clock-rates = <500000000>;
    clock_in_out = "output";
    pinctrl-names = "default";
    pinctrl-0 = <&rmii_pins>;
    phy-supply = <&vcc_phy>;
    phy-mode = "rmii";
    snps,reset-active-low;
    snps,reset-delays-us = <0 10000 50000>;
    snps,reset-gpio = <&gpio2 24 GPIO_ACTIVE_LOW>;
    status = "okay";
};
```

## 3.2 RMII Clock Input

```
&clkin gmac {
       clock-frequency = <50000000>;
};
&gmac {
      assigned-clocks = <&cru SCLK MAC>;
      assigned-clock-parents = <&clkin gmac>;
       clock in out = "input";
       pinctrl-names = "default";
       pinctrl-0 = <&rmii_pins>;
       phy-supply = <&vcc_phy>;
       phy-mode = "rmii";
        snps,reset-active-low;
        snps,reset-delays-us = <0 10000 50000>;
        snps,reset-gpio = <&gpio2 24 GPIO_ACTIVE_LOW>;
       status = "okay";
};
```

## 3.3 RGMII Clock Input

```
assigned-clocks = <&cru SCLK_MAC>;
assigned-clock-parents = <&clkin_gmac>;
clock_in_out = "input";
pinctrl-names = "default";
pinctrl-0 = <&rgmii_pins>;
phy-supply = <&vcc_phy>;
phy-mode = "rgmii";
snps,reset-active-low;
snps,reset-delays-us = <0 20000 100000>;
snps,reset-gpio = <&gpio2 24 GPIO_ACTIVE_LOW>;
tx_delay = <0x30>;
rx_delay = <0x16>;
status = "okay";
};
```

### 4.1 RMII Clock Output

```
&gmac {
    assigned-clocks = <&cru SCLK_MAC_EXTCLK>, <&cru SCLK_MAC>;
    assigned-clock-parents = <&ext_gmac>, <&cru SCLK_MAC_EXTCLK>;
    assigned-clock-rates = <0>, <500000000>;
    clock_in_out = "output";
    phy-supply = <&vcc_phy>;
    phy-mode = "rmii";
    pinctrl-names = "default";
    pinctrl-0 = <&rmii_pins>;
    snps,reset-gpio = <&gpio2 RK_PDO GPIo_ACTIVE_LOW>;
    snps,reset-delays-us = <0 20000 100000>;
    status = "okay";
};
```

## 4.2 RMII Clock Input

```
&ext_gmac: external-gmac-clock {
        clock-frequency = <50000000>;
}

&gmac {
        assigned-clocks = <&cru SCLK_MAC_EXTCLK>, <&cru SCLK_MAC>;
        assigned-clock-parents = <&ext_gmac>, <&cru SCLK_MAC_EXTCLK>;
        clock_in_out = "input";
        phy-supply = <&vcc_phy>;
        phy-mode = "rmii";
        pinctrl-names = "default";
        pinctrl-0 = <&rmii_pins>;
        snps, reset-gpio = <&gpio2 RK_PDO GPIO_ACTIVE_LOW>;
        snps, reset-delays-us = <0 20000 100000>;
        status = "okay";
};
```

## 4.3 RGMII Clock Output

```
&gmac {
    assigned-clocks = <&cru SCLK_MAC_EXTCLK>, <&cru SCLK_MAC>;
    assigned-clock-parents = <&ext_gmac>, <&cru SCLK_MAC_EXTCLK>;
    assigned-clock-rates = <0>, <1250000000>;
    clock_in_out = "output";
    phy-supply = <&vcc_phy>;
    phy-mode = "rgmii";
    pinctrl-names = "default";
```

```
pinctrl-0 = <&rgmii_pins>;
snps,reset-gpio = <&gpio2 RK_PD0 GPIO_ACTIVE_LOW>;
snps,reset-active-low;
snps,reset-delays-us = <0 20000 100000>;
tx_delay = <0x30>;
rx_delay = <0x10>;
status = "okay";
};
```

#### 4.4 RGMII Clock Input

```
assigned-clocks = <&cru SCLK_MAC_EXTCLK>, <&cru SCLK_MAC>;
assigned-clock-parents = <&ext_gmac>, <&cru SCLK_MAC_EXTCLK>;
clock_in_out = "input";
phy-supply = <&vcc_phy>;
phy-mode = "rgmii";
pinctrl-names = "default";
pinctrl-0 = <&rgmii_pins>;
snps,reset-gpio = <&gpio2 RK_PDO GPIO_ACTIVE_LOW>;
snps,reset-active-low;
snps,reset-delays-us = <0 20000 100000>;
tx_delay = <0x30>;
rx_delay = <0x10>;
status = "okay";
};
```

#### 4.5 Internal EPHY

```
&gmac {
        assigned-clocks = <&cru SCLK MAC SRC>;
        assigned-clock-rates = <50000000>;
        clock in out = "output";
        phy-supply = <&vcc phy>;
        phy-mode = "rmii";
        phy-handle = <&phy>;
        status = "okay";
        mdio {
                compatible = "snps,dwmac-mdio";
                #address-cells = <1>;
                #size-cells = <0>;
                phy: ethernet-phy@0 {
                        compatible = "ethernet-phy-id1234.d400", "ethernet-phy-
ieee802.3-c22";
                        reg = <0>;
                        clocks = <&cru SCLK MAC PHY>;
                        resets = <&cru SRST MACPHY>;
                        phy-is-integrated;
                };
        } ;
```

#### 5. RK3288

#### **5.1 RMII Clock Output**

```
&gmac {
    phy-supply = <&vcc_phy>;
    phy-mode = "rmii";
    clock_in_out = "output";
    assigned-clocks = <&cru SCLK_MAC>;
    assigned-clock-rates = <500000000>;
    snps,reset-gpio = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>;
    snps,reset-active-low;
    snps,reset-delays-us = <0 20000 1000000>;
    pinctrl-names = "default";
    pinctrl-0 = <&rmii_pins>;
    status = "okay";
};
```

## **5.2 RMII Clock Input**

```
&ext_gmac: external-gmac-clock {
        clock-frequency = <50000000>;
}

&gmac {
        phy-supply = <&vcc_phy>;
        phy-mode = "rmii";
        clock_in_out = "input";
        assigned-clocks = <&cru SCLK_MAC>;
        assigned-clock-parents = <&ext_gmac>;
        snps,reset-gpio = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>;
        snps,reset-delays-us = <0 20000 1000000>;
        pinctrl-names = "default";
        pinctrl-0 = <&rmii_pins>;
        status = "okay";
};
```

## 5.3 RGMII Clock Input

```
&gmac {
    phy-supply = <&vcc_phy>;
    phy-mode = "rgmii";
    clock_in_out = "input";
    snps,reset-gpio = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>;
```

```
snps,reset-active-low;
snps,reset-delays-us = <0 20000 1000000>;
assigned-clocks = <&cru SCLK_MAC>;
assigned-clock-parents = <&ext_gmac>;
pinctrl-names = "default";
pinctrl-0 = <&rgmii_pins>;
tx_delay = <0x30>;
rx_delay = <0x10>;
status = "okay";
};
```

#### 6. RK3328

## 6.1 RMII Clock Output

```
&gmac2io {
    phy-supply = <&vcc_phy>;
    phy-mode = "rmii";
    clock_in_out = "output";
    assigned-clocks = <&cru SCLK_MAC2IO>;
    assigned-clock-rates = <50000000>;
    snps,reset-gpio = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
    snps,reset-active-low;
    snps,reset-delays-us = <0 20000 100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&rmiiml_pins>;
    status = "okay";
};
```

## **6.2 RMII Clock Input**

#### 6.3 RGMII Clock Input

```
&gmac2io {
    phy-supply = <&vcc_phy>;
    phy-mode = "rgmii";
    clock_in_out = "input";
    assigned-clocks = <&cru SCLK_MAC2IO>, <&cru SCLK_MAC2IO_EXT>;
    assigned-clock-parents = <&gmac_clkin>, <&gmac_clkin>;
    snps,reset-gpio = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
    snps,reset-active-low;
    snps,reset-delays-us = <0 20000 100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&rgmiiml_pins>;
    tx_delay = <0x26>;
    rx_delay = <0x11>;
    status = "okay";
};
```

#### **6.4 Internal EPHY**

```
&gmac2phy {
    phy-supply = <&vcc_phy>;
    clock_in_out = "output";
    assigned-clocks = <&cru SCLK_MAC2PHY_SRC>;
    assigned-clock-rate = <500000000>;
    assigned-clocks = <&cru SCLK_MAC2PHY>;
    assigned-clock-parents = <&cru SCLK_MAC2PHY_SRC>;
    status = "okay";
};
```

### 7. RK3368

## 7.1 RMII Clock Output

```
&gmac {
    phy-supply = <&vcc_lan>;
    phy-mode = "rmii";
    clock_in_out = "output";
    assigned-clocks = <&cru SCLK_MAC>;
    assigned-clock-rates = <500000000>;
    snps,reset-gpio = <&gpio3 12 0>;
    snps,reset-active-low;
    snps,reset-delays-us = <0 20000 100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&rmii_pins>;
    status = "ok";
};
```

## 7.2 RMII Clock Input

## 7.3 RGMII Clock Input

```
&gmac {
    phy-supply = <&vcc_lan>;
    phy-mode = "rmii";
    clock_in_out = "input";
    assigned-clocks = <&cru SCLK_MAC>;
    assigned-clock-parents = <&ext_gmac>;
    snps,reset-gpio = <&gpio3 12 0>;
    snps,reset-active-low;
    snps,reset-delays-us = <0 20000 100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&rmii_pins>;
    status = "okay";
};
```

## 8. RK3399

## 8.1 RMII Clock Output

```
&gmac {
    assigned-clocks = <&cru SCLK_MAC>;
    assigned-clock-rates = <500000000>;
    clock_in_out = "output";
    phy-supply = <&vcc_phy>;
    phy-mode = "rmii";
    pinctrl-names = "default";
    pinctrl-0 = <&rmii_pins>;
    snps,reset-gpio = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>;
    snps,reset-active-low;
    snps,reset-delays-us = <0 20000 100000>;
    status = "okay";
};
```

## 8.2 RMII Clock Input

```
&clkin gmac {
       clock-frequency = <50000000>;
};
&gmac {
       assigned-clocks = <&cru SCLK RMII SRC>;
       assigned-clock-parents = <&clkin gmac>;
       clock in out = "input";
       phy-supply = <&vcc_phy>;
        phy-mode = "rmii";
       pinctrl-names = "default";
       pinctrl-0 = <&rmii pins>;
        snps,reset-gpio = <&gpio3 RK PB7 GPIO ACTIVE LOW>;
        snps,reset-active-low;
        snps,reset-delays-us = <0 20000 100000>;
       status = "okay";
};
```

## 8.3 RGMII Clock Input

```
assigned-clocks = <&cru SCLK_RMII_SRC>;
assigned-clock-parents = <&clkin_gmac>;
clock_in_out = "input";
phy-supply = <&vcc_phy>;
phy-mode = "rgmii";
pinctrl-names = "default";
pinctrl-0 = <&rgmii_pins>;
snps,reset-gpio = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>;
snps,reset-active-low;
snps,reset-delays-us = <0 20000 100000>;
tx_delay = <0x28>;
rx_delay = <0x11>;
status = "okay";
};
```

### 9.1 RMII Clock Output

• gmac0

```
&gmac0 {
        phy-mode = "rmii";
        clock_in_out = "output";
        assigned-clocks = <&cru SCLK_GMACO_RX_TX>, <&cru SCLK_GMACO>;
        aassigned-clock-parents = <&cru SCLK GMAC0 RMII SPEED>;
        assigned-clock-rates = <0>, <50000000>;
        snps,reset-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        snps,reset-delays-us = <0 20000 100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac0 miim &gmac0 clkinout &gmac0 rx bus2 &gmac0 tx bus2
&gmac0_rx_er>;
        phy-handle = <&rmii_phy0>;
        status = "okay";
};
&mdio0 {
        rgmii_phy0: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
        };
};
```

• gmac1m0:

```
&gmac1 {
       phy-mode = "rmii";
        clock in out = "output";
        assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>;
        assigned-clock-parents = <&cru SCLK GMAC1 RMII SPEED>;
        assigned-clock-rates = <0>, <50000000>;
        snps,reset-gpio = <&gpio3 RK PC2 GPIO ACTIVE LOW>;
        snps, reset-active-low;
        snps,reset-delays-us = <0 20000 100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac1m0 miim &gmac1m0 clkinout &gmac1m0 rx bus2</pre>
&gmac1m0 tx bus2 &gmac1m0 rx er>;
       phy-handle = <&rmii phy1>;
        status = "okay";
};
&mdio1 {
        rgmii_phy1: phy@0 {
```

```
compatible = "ethernet-phy-ieee802.3-c22";
reg = <0x0>;
};
};
```

• gmac1m1:

```
&gmac1 {
       phy-mode = "rmii";
       clock_in_out = "output";
        assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>;
        assigned-clock-parents = <&cru SCLK GMAC1 RMII SPEED>;
        assigned-clock-rates = <0>, <50000000>;
        snps,reset-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
        snps, reset-active-low;
        snps,reset-delays-us = <0 20000 100000>;
       pinctrl-names = "default";
       pinctrl-0 = <&gmac1m1_miim &gmac1m1_clkinout &gmac1m1_rx_bus2</pre>
&gmac1m1 tx bus2 &gmac1m1 rx er>;
        phy-handle = <&rmii_phy1>;
        status = "okay";
};
&mdio1 {
        rmii_phy1: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
        };
};
```

## 9.2 RMII Clock Input

• gmac0

```
&gmac0_clkin{
          clock-frequency = <50000000>;
};

&gmac0 {
          phy-mode = "rmii";
          clock_in_out = "input";

          snps,reset-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
          snps,reset-active-low;
          snps,reset-delays-us = <0 20000 100000>;

          assigned-clocks = <&cru SCLK_GMAC0_RX_TX>, <&cru SCLK_GMAC0>;
          aassigned-clock-parents = <&cru SCLK_GMAC0_RMII_SPEED>;
          assigned-clock-rates = <0>, <500000000>;

          pinctrl-names = "default";
```

```
pinctrl-0 = <&gmac0_miim &gmac0_clkinout &gmac0_rx_bus2 &gmac0_tx_bus2
&gmac0_rx_er>;

phy-handle = <&rmii_phy0>;
 status = "okay";
};

&mdio0 {
    rgmii_phy0: phy@0 {
        compatible = "ethernet-phy-ieee802.3-c22";
        reg = <0x0>;
    };
};
```

#### • gmac1m0:

```
&gmac1 clkin{
        clock-frequency = <50000000>;
};
&gmac1 {
       phy-mode = "rmii";
        clock_in_out = "input";
       snps,reset-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
        snps, reset-active-low;
        snps, reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
        assigned-clock-parents = <&cru SCLK_GMACO_RMII_SPEED>, <&gmac1 clkni>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac1m0_miim &gmac1m0_clkinout &gmac1m0_rx_bus2</pre>
&gmac1m0 tx bus2 &gmac1m0 rx er>;
        phy-handle = <&rmii_phy1>;
        status = "okay";
} ;
&mdio1 {
        rmii phy1: phy@0 {
               compatible = "ethernet-phy-ieee802.3-c22";
               reg = <0x0>;
        };
};
```

#### • gmac1m1:

```
&gmacl_clkin{
        clock-frequency = <50000000>;
};

&gmacl {
        phy-mode = "rmii";
        clock_in_out = "input";

        snps,reset-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
```

```
snps,reset-delays-us = <0 20000 100000>;
    assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
    assigned-clock-parents = <&cru SCLK_GMAC0_RMII_SPEED>, <&gmac1_clkin>;

    pinctrl-names = "default";
    pinctrl-0 = <&gmaclm1_miim &gmaclm1_clkinout &gmaclm1_rx_bus2
&gmaclm1_tx_bus2 &gmaclm1_rx_er>;

    phy-handle = <&rmii_phy1>;
    status = "okay";
};

&mdio1 {
        rmii_phy1: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
        };
};
```

### 9.3 RGMII PLL output 25M for PHY, PLL output 125M for TX\_CLK

• gmac0

```
&gmac0 {
        phy-mode = "rgmii";
        clock_in_out = "output";
        assigned-clocks = <&cru SCLK GMAC0 RX TX>, <&cru SCLK GMAC0>, <&cru
CLK MACO OUT>;
        assigned-clock-parents = <&cru SCLK GMACO RGMII SPEED>;
        assigned-clock-rates = <0>, <125000000>, <25000000>;
        snps,reset-gpio = <&gpio2 RK PD3 GPIO ACTIVE LOW>;
        snps, reset-active-high;
        /* Reset time is 20ms, 100ms for rtl8211f */
        snps,reset-delays-us = <0 20000 100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac0_miim
                     &gmac0 tx bus2
                     &gmac0 rx bus2
                     &gmac0 rgmii clk
                     &gmac0 rgmii bus
                     &eth0 pins>;
        tx delay = <0x3c>;
        rx_delay = <0x2f>;
        phy-handle = <&rgmii phy0>;
        status = "okay";
};
&mdio0 {
        rgmii phy0: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
                clocks = <&cru CLK_MAC0_OUT>;
```

```
};
```

#### • gmac1m0

```
&gmac1 {
        phy-mode = "rgmii";
        clock in out = "output";
        snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
        snps, reset-active-low;
        /* Reset time is 20ms, 100ms for rtl8211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>, <&cru
CLK MAC1 OUT>;
        assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>;
        assigned-clock-rates = <0>, <125000000>, <25000000>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac1m0_miim
                     &gmac1m0 tx bus2
                     &gmac1m0_rx_bus2
                     &gmac1m0_rgmii_clk
                     &gmac1m0 rgmii bus
                     &eth1m0 pins>;
        tx_delay = <0x4f>;
        rx delay = <0x26>;
        phy-handle = <&rgmii_phy1>;
        status = "okay";
};
&mdio1 {
        rgmii_phy1: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
                clocks = <&cru CLK MAC1 OUT>;
        };
} ;
```

#### • gmac1m1

```
&gmac1 {
    phy-mode = "rgmii";
    clock_in_out = "output";

    snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
    snps,reset-active-low;
    /* Reset time is 20ms, 100ms for rtl8211f */
    snps,reset-delays-us = <0 20000 100000>;

    assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>, <&cru CLK_MAC1_OUT>;
    assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
```

```
assigned-clock-rates = <0>, <125000000>, <25000000>;
        pinctrl-names = "default";
        pinctrl-0 = < \&gmac1m1 miim
                     &gmac1m1 tx bus2
                     &gmac1m1_rx_bus2
                     &gmac1m1 rgmii clk
                     &gmac1m1_rgmii_bus
                     &eth1m1_pins>;
        tx delay = <0x4f>;
        rx delay = <0x26>;
       phy-handle = <&rgmii_phy1>;
        status = "okay";
};
&mdio1 {
        rgmii_phy1: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
                clocks = <&cru CLK_MAC1_OUT>;
        };
};
```

## 9.4 RGMII PLL output 25M for PHY, RGMII\_CLK input 125M for TX CLK

• gmac0

```
&gmac0 {
       phy-mode = "rgmii";
        clock in out = "input";
        assigned-clocks = <&cru SCLK_GMACO_RX_TX>, <&cru SCLK_GMACO>, <&cru
CLK MACO OUT>;
        assigned-clock-parents = <&cru SCLK_GMACO_RGMII_SPEED>, <&gmacO_clkin>;
        assigned-clock-rates = <0>, <125000000>, <25000000>;
        snps,reset-gpio = <&gpio2 RK PD3 GPIO ACTIVE LOW>;
        snps,reset-active-high;
        /* Reset time is 20ms, 100ms for rt18211f */
        snps,reset-delays-us = <0 20000 100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac0_miim</pre>
                     &gmac0 tx bus2
                     &gmac0 rx bus2
                     &gmac0_rgmii_clk
                     &gmac0 rgmii bus
                     &eth0 pins
                     &gmac0 clkinout>;
        tx_delay = <0x3c>;
        rx delay = <0x2f>;
```

```
phy-handle = <&rgmii_phy0>;
    status = "okay";
};

&mdio0 {
    rgmii_phy0: phy@0 {
        compatible = "ethernet-phy-ieee802.3-c22";
        reg = <0x0>;
        clocks = <&cru CLK_MACO_OUT>;
    };
};
```

#### • gmac1m0

```
&gmac1 {
        phy-mode = "rgmii";
        clock in out = "input";
        snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        /* Reset time is 20ms, 100ms for rt18211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>, <&cru
CLK MAC1 OUT>;
        assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>, <&gmac1 clkin>;
        assigned-clock-rates = <0>, <125000000>, <25000000>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac1m0_miim</pre>
                     &gmac1m0 tx bus2
                     &gmac1m0 rx bus2
                     &gmac1m0 rgmii clk
                     &gmac1m0 rgmii bus
                     &eth1m0_pins
                     &gmac1m0_clkinout>;
        tx delay = <0x4f>;
        rx delay = <0x26>;
        phy-handle = <&rgmii_phy1>;
        status = "okay";
};
&mdio0 {
        rgmii phy1: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
               clocks = <&cru CLK_MAC0_OUT>;
        };
};
```

#### • gmac1m1

```
&gmac1 {
    phy-mode = "rgmii";
```

```
clock in out = "input";
        snps,reset-gpio = <&gpio2 RK PD1 GPIO ACTIVE LOW>;
        snps, reset-active-low;
        /* Reset time is 20ms, 100ms for rtl8211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>, <&cru
CLK MAC1 OUT>;
        assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>, <&gmac1 clkin>;
        assigned-clock-rates = <0>, <125000000>, <25000000>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac1m1 miim</pre>
                     &gmac1m1 tx bus2
                     &gmac1m1 rx bus2
                     &gmac1m1_rgmii_clk
                     &gmac1m1_rgmii_bus
                     &eth1m1_pins
                     &gmac1m1 clkinout>;
        tx_delay = <0x4f>;
        rx_delay = <0x26>;
        phy-handle = <&rgmii phy1>;
        status = "okay";
} ;
&mdio1 {
        rgmii phy1: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
                clocks = <&cru CLK MAC1 OUT>;
        };
};
```

## 9.5 RGMII Crystal 25M for PHY, PLL output 125M for TX\_CLK

• gmac0

#### • gmac1m0

```
&gmac1 {
       phy-mode = "rgmii";
        clock in out = "output";
        snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        /* Reset time is 20ms, 100ms for rtl8211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
        assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
        assigned-clock-rates = <0>, <125000000>;
        pinctrl-names = "default";
        pinctrl-0 = < \&gmac1m0 miim
                     &gmac1m0_tx_bus2
                     &gmac1m0_rx_bus2
                     &gmac1m0 rgmii clk
                     &gmac1m0 rgmii bus>;
        tx_delay = <0x4f>;
       rx_delay = <0x26>;
        phy-handle = <&rgmii phy1>;
        status = "okay";
} ;
&mdio1 {
        rgmii_phy1: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
        };
} ;
```

#### • gmac1m1

```
&gmac1 {
```

```
phy-mode = "rgmii";
        clock_in_out = "output";
        snps,reset-gpio = <&gpio2 RK PD1 GPIO ACTIVE LOW>;
        snps,reset-active-low;
        /\star Reset time is 20ms, 100ms for rtl8211f \star/
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
        assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
        assigned-clock-rates = <0>, <125000000>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac1m1 miim</pre>
                     &gmac1m1 tx bus2
                     &gmac1m1 rx bus2
                     &gmac1m1_rgmii_clk
                     &gmac1m1_rgmii_bus>;
        tx delay = <0x4f>;
        rx delay = <0x26>;
        phy-handle = <&rgmii_phy1>;
        status = "okay";
};
&mdio1 {
        rgmii phy1: phy@0 {
               compatible = "ethernet-phy-ieee802.3-c22";
               reg = <0x0>;
        };
};
```

## 9.6 RGMII Crystal 25M for PHY, RGMII\_CLK input 125M for TX\_CLK

• gmac0

```
&gmac0_rgmii_clk
&gmac0_rgmii_bus
&gmac0_clkinout>;

tx_delay = <0x3c>;
rx_delay = <0x2f>;
phy-handle = <&rgmii_phy0>;
status = "okay";

};

&mdio0 {
    rgmii_phy0: phy@0 {
        compatible = "ethernet-phy-ieee802.3-c22";
        reg = <0x0>;
};
```

#### • gmac1m0

```
&gmac1 {
       phy-mode = "rgmii";
        clock in out = "input";
        snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        /* Reset time is 20ms, 100ms for rtl8211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
        assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
        assigned-clock-rates = <0>, <125000000>;
        pinctrl-names = "default";
        pinctrl-0 = < \&gmac1m0 miim
                    &gmac1m0_tx_bus2
                     &gmac1m0_rx_bus2
                     &gmac1m0 rgmii clk
                     &gmac1m0 rgmii bus
                     &gmac1m0 clkinout>;
        tx_delay = <0x4f>;
       rx delay = <0x26>;
       phy-handle = <&rgmii phy1>;
        status = "okay";
};
&mdio1 {
        rgmii phy1: phy@0 {
               compatible = "ethernet-phy-ieee802.3-c22";
               reg = <0x0>;
        };
};
```

#### • gmac1m1

```
&gmac1 {
       phy-mode = "rgmii";
       clock in out = "input";
        snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        /* Reset time is 20ms, 100ms for rt18211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
        assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>, <&gmac1 clkin>;
        assigned-clock-rates = <0>, <125000000>;
       pinctrl-names = "default";
        pinctrl-0 = <&gmac1m1_miim</pre>
                    &gmac1m1 tx bus2
                     &gmac1m1_rx_bus2
                     &gmac1m1_rgmii_clk
                     &gmac1m1_rgmii_bus
                     &gmac1m1 clkinout>;
        tx_delay = <0x4f>;
       rx_delay = <0x26>;
       phy-handle = <&rgmii phy1>;
        status = "okay";
};
&mdio1 {
       rgmii_phy1: phy@0 {
               compatible = "ethernet-phy-ieee802.3-c22";
               reg = <0x0>;
       };
};
```

#### **9.7 SGMII**

DTS 除了配置 gmac 和 mac phy 节点外,还需要配置 xpcs 和 combophy 节点。

combophy

其中属性 rockchip, sgmii-mac-sel 表示使用的是哪个 gmac:

```
&combphy1_usq {
    rockchip,sgmii-mac-sel = <0>; /* Use gmac0 as sgmii */
    status = "okay";
};
```

• xpcs

```
&xpcs {
    status = "okay";
};
```

• gmac0

```
&gmac0 {
       phy-mode = "sgmii";
        rockchip,pipegrf = <&pipegrf>;
       rockchip,xpcs = <&xpcs>;
        snps,reset-gpio = <&gpio2 RK_PC2 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru SCLK_GMACO_RX_TX>;
        assigned-clock-parents = <&gmac0_xpcsclk>;
       pinctrl-names = "default";
       pinctrl-0 = <&gmac0_miim>;
       power-domains = <&power RK3568 PD PIPE>;
       phys = <&combphy1 usq PHY TYPE SGMII>;
       phy-handle = <&sgmii_phy>;
       status = "okay";
} ;
&mdio0 {
        sgmii_phy: phy@1 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x1>;
        };
};
```

#### • gmac1

```
&gmac1 {
       phy-mode = "sgmii";
       rockchip,pipegrf = <&pipegrf>;
       rockchip,xpcs = <&xpcs>;
       snps,reset-gpio = <&gpio2 RK_PC2 GPIO_ACTIVE_LOW>;
        snps, reset-active-low;
        snps,reset-delays-us = <0 20000 100000>;
       assigned-clocks = <&cru SCLK_GMAC1_RX_TX>;
       assigned-clock-parents = <&gmac1 xpcsclk>;
       pinctrl-names = "default";
       pinctrl-0 = <&gmac1 miim>;
       power-domains = <&power RK3568 PD PIPE>;
       phys = <&combphy1_usq PHY_TYPE_SGMII>;
       phy-handle = <&sgmii phy>;
       status = "okay";
};
&mdio1 {
        sgmii_phy: phy@1 {
                compatible = "ethernet-phy-ieee802.3-c22";
```

```
reg = <0x1>;
};
```

## **9.8 QSGMII**

同 SGMIII 类似,DTS 除了配置 gmac 和 mac phy 节点外,还需要配置 xpcs 和 combophy 节点。

· combophy

```
&combphy2_psq {
    status = "okay";
};
```

• xpcs

```
&xpcs {
    status = "okay";
};
```

```
&gmac0 {
   phy-supply = <&pcie20_3v3>;
   phy-mode = "qsgmii";
   rockchip,xpcs = <&xpcs>;
   snps,reset-gpio = <&gpio2 RK PC2 GPIO ACTIVE LOW>;
   snps,reset-active-low;
   snps, reset-delays-us = <0 20000 100000>;
   assigned-clocks = <&cru SCLK GMAC0 RX TX>;
   assigned-clock-parents = <&gmac0 xpcsclk>;
   pinctrl-names = "default";
   pinctrl-0 = <&gmac0 miim>;
   power-domains = <&power RK3568 PD PIPE>;
   phys = <&combphy2_psq PHY_TYPE_QSGMII>;
   phy-handle = <&qsgmii phy0>;
   status = "okay";
} ;
&gmac1 {
   phy-supply = <&pcie20_3v3>;
   phy-mode = "qsgmii";
   assigned-clocks = <&cru SCLK GMAC1 RX TX>;
   assigned-clock-parents = <&gmac1 xpcsclk>;
   power-domains = <&power RK3568_PD_PIPE>;
   phy-handle = <&qsgmii phy1>;
   status = "okay";
} ;
```

```
&mdio0 {
   qsgmii phy0: phy@0 {
       compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
       reg = <0x0>;
   };
   qsgmii phy1: phy@1 {
       compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
       reg = <0x1>;
   };
   qsgmii phy2: phy@2 {
        compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
       reg = <0x2>;
   };
   qsgmii_phy3: phy@3 {
       compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
       reg = <0x3>;
   } ;
} ;
```

#### 10. RV1108

#### 10.1 RMII Clock Input

```
gmac clkin: gmac clkin {
        compatible = "fixed-clock";
        clock-output-names = "gmac clkin";
        clock-frequency = <50000000>;
        #clock-cells = <0>;
};
&gmac {
       phy-mode = "rmii";
        clock in out = "input";
        assigned-clocks = <&cru SCLK MAC>;
        assigned-clock-parents = <&gmac_clkin>;
        snps, reset-gpio = < \&gpio3 12 0>;
        snps, reset-active-low;
        snps,reset-delays-us = <0 20000 100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&rmii_pins>;
        status = "ok";
};
```

## 10.2 RMII Clock Output

```
&gmac {
    phy-mode = "rmii";
    clock_in_out = "output";
    assigned-clocks = <&cru SCLK_MAC>;
    assigned-clock-rates = <50000000>;
    snps,reset-gpio = <&gpio3 12 0>;
    snps,reset-active-low;
    snps,reset-delays-us = <0 20000 100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&rmii_pins>;
    status = "ok";
};
```

## 11. RV1126

## 11.1 RGMII PLL output 25M for PHY, PLL output 125M for TX CLK

```
&gmac {
       phy-mode = "rgmii";
        clock_in_out = "output";
        snps,reset-gpio = <&gpio3 RK PAO GPIO ACTIVE LOW>;
        snps,reset-active-low;
        /\star Reset time is 20ms, 100ms for rtl8211f \star/
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>, <&cru
CLK GMAC ETHERNET OUT>;
        assigned-clock-parents = <&cru CLK_GMAC_SRC_M0>, <&cru RGMII_MODE_CLK>;
        assigned-clock-rates = <125000000>, <0>, <250000000>;
        pinctrl-names = "default";
        pinctrl-0 = <&rgmiim0 miim &rgmiim0 bus2 &rgmiim0 bus4</pre>
&clkm0 out ethernet>;
        tx_delay = <0x2a>;
       rx delay = <0x1a>;
       phy-handle = <&phy>;
        status = "okay";
};
&mdio {
       phy: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
               clocks = <&cru CLK GMAC ETHERNET OUT>;
        };
```

• gmac m1

```
&gmac {
        phy-mode = "rgmii";
        clock_in_out = "output";
        snps,reset-gpio = <&gpio3 RK_PAO GPIO_ACTIVE_LOW>;
        snps, reset-active-low;
        /* Reset time is 20ms, 100ms for rtl8211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru CLK_GMAC_SRC>, <&cru CLK_GMAC_TX_RX>, <&cru
CLK_GMAC_ETHERNET_OUT>;
        assigned-clock-parents = <&cru CLK GMAC SRC M1>, <&cru RGMII MODE CLK>;
        assigned-clock-rates = <125000000>, <0>, <25000000>;
        pinctrl-names = "default";
        pinctrl-0 = <&rgmiim1_miim &rgmiim1_bus2 &rgmiim1_bus4</pre>
&clkm1 out ethernet>;
        tx_delay = <0x2a>;
        rx_delay = <0x1a>;
        phy-handle = <&phy>;
        status = "okay";
} ;
&mdio {
        phy: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
                clocks = <&cru CLK GMAC ETHERNET OUT>;
        };
};
```

## 11.2 RGMII PLL output 25M for PHY, RGMII Clock input 125M for TX CLK

```
&gmac {
    phy-mode = "rgmii";
    clock_in_out = "input";

    snps,reset-gpio = <&gpio3 RK_PAO GPIO_ACTIVE_LOW>;
    snps,reset-active-low;
    /* Reset time is 20ms, 100ms for rtl8211f */
    snps,reset-delays-us = <0 20000 100000>;

    assigned-clocks = <&cru CLK_GMAC_SRC>, <&cru CLK_GMAC_TX_RX>, <&cru CLK_GMAC_ETHERNET_OUT>;
    assigned-clock-parents = <&cru CLK_GMAC_SRC_MO>, <&cru RGMII_MODE_CLK>;
```

```
assigned-clock-rates = <125000000>, <0>, <250000000>;
        pinctrl-names = "default";
        pinctrl-0 = <&rgmiim0 miim &rgmiim0 bus2 &rgmiim0 bus4</pre>
&clkm0 out ethernet>;
        tx delay = <0x2a>;
        rx_delay = <0x1a>;
        phy-handle = <&phy>;
        status = "okay";
};
&mdio {
        phy: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
                clocks = <&cru CLK_GMAC_ETHERNET_OUT>;
        } ;
};
```

```
&gmac {
        phy-mode = "rgmii";
        clock_in_out = "input";
        snps,reset-gpio = <&gpio3 RK_PA0 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        /* Reset time is 20ms, 100ms for rtl8211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>, <&cru
CLK GMAC ETHERNET OUT>;
        assigned-clock-parents = <&cru CLK_GMAC_SRC_M1>, <&cru RGMII_MODE_CLK>;
        assigned-clock-rates = <125000000>, <0>, <25000000>;
        pinctrl-names = "default";
        pinctrl-0 = <&rgmiim1 miim &rgmiim1 bus2 &rgmiim1 bus4</pre>
&clkm1_out_ethernet>;
        tx delay = <0x2a>;
        rx delay = <0x1a>;
        phy-handle = <&phy>;
        status = "okay";
};
&mdio {
        phy: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
                clocks = <&cru CLK GMAC ETHERNET OUT>;
        };
} ;
```

#### 11.3 RGMII Crytal 25M for PHY, PLL output 125M for TX CLK

• gmac m0

```
&gmac {
       phy-mode = "rgmii";
       clock in out = "output";
        snps,reset-gpio = <&gpio3 RK PAO GPIO ACTIVE LOW>;
        snps,reset-active-low;
        /* Reset time is 20ms, 100ms for rt18211f */
        snps, reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>;
        assigned-clock-parents = <&cru CLK_GMAC_SRC_M0>, <&cru RGMII_MODE_CLK>;
        assigned-clock-rates = <125000000>, <0>;
        pinctrl-names = "default";
       pinctrl-0 = <&rgmiim0 miim &rgmiim0 bus2 &rgmiim0 bus4
&clkm0 out ethernet>;
       tx delay = <0x2a>;
       rx_delay = <0x1a>;
       phy-handle = <&phy>;
        status = "okay";
} ;
&mdio {
        phy: phy@0 {
               compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
        };
};
```

```
&gmac {
    phy-mode = "rgmii";
    clock_in_out = "output";

    snps,reset-gpio = <&gpio3 RK_PAO GPIO_ACTIVE_LOW>;
    snps,reset-active-low;
    /* Reset time is 20ms, 100ms for rt18211f */
    snps,reset-delays-us = <0 20000 100000>;

    assigned-clocks = <&cru CLK_GMAC_SRC>, <&cru CLK_GMAC_TX_RX>;
    assigned-clock-parents = <&cru CLK_GMAC_SRC_M1>, <&cru RGMII_MODE_CLK>;
    assigned-clock-rates = <125000000>, <0>;

    pinctrl-names = "default";
    pinctrl-0 = <&rgmiiml_miim &rgmiiml_bus2 &rgmiiml_bus4
    &clkm1_out_ethernet>;

    tx_delay = <0x2a>;
```

```
rx_delay = <0x1a>;

phy-handle = <&phy>;
    status = "okay";
};

&mdio {
    phy: phy@0 {
        compatible = "ethernet-phy-ieee802.3-c22";
        reg = <0x0>;
    };
};
```

## 11.4 RGMII Crytal 25M for PHY, RGMII\_CLK input 125M for TX\_CLK

• gmac m0

```
&gmac {
       phy-mode = "rgmii";
       clock_in_out = "input";
        snps,reset-gpio = <&gpio3 RK_PAO GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        /* Reset time is 20ms, 100ms for rtl8211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru CLK_GMAC_RGMII_M0>, <&cru CLK_GMAC_SRC_M0>, <&cru
CLK GMAC SRC>, <&cru CLK GMAC TX RX>;
       assigned-clock-parents = <&gmac_clkin_m0>, <&cru CLK_GMAC_RGMII_M0>,
<&cru CLK_GMAC_SRC_M0>, <&cru RGMII_MODE_CLK>;
        pinctrl-names = "default";
       pinctrl-0 = <&rgmiim0_miim &rgmiim0_bus2 &rgmiim0_bus4>;
       tx_delay = <0x2a>;
       rx delay = <0x1a>;
       phy-handle = <&phy>;
       status = "okay";
} ;
&mdio {
       phy: phy@0 {
               compatible = "ethernet-phy-ieee802.3-c22";
               reg = <0x0>;
        };
};
```

```
&gmac {
    phy-mode = "rgmii";
    clock_in_out = "input";
```

```
snps,reset-gpio = <&gpio3 RK_PA0 GPIO_ACTIVE_LOW>;
        snps, reset-active-low;
        /* Reset time is 20ms, 100ms for rt18211f */
        snps,reset-delays-us = <0 20000 100000>;
        assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>, <&cru
CLK GMAC ETHERNET OUT>;
        assigned-clock-parents = <&cru CLK GMAC SRC M1>, <&cru RGMII MODE CLK>;
        assigned-clock-rates = <125000000>, <0>, <25000000>;
       pinctrl-names = "default";
       pinctrl-0 = <&rgmiim1_miim &rgmiim1_bus2 &rgmiim1_bus4>;
        tx_delay = <0x2a>;
       rx delay = <0x1a>;
       phy-handle = <&phy>;
       status = "okay";
};
&mdio {
        phy: phy@0 {
               compatible = "ethernet-phy-ieee802.3-c22";
               reg = <0x0>;
        };
} ;
```

#### 11.5 RMII Clock Output

```
&gmac {
       phy-mode = "rmii";
       clock in out = "output";
        snps,reset-gpio = <&gpio3 RK PC5 GPIO ACTIVE LOW>;
        snps,reset-active-low;
        snps,reset-delays-us = <0 50000 50000>;
        assigned-clocks = <&cru CLK GMAC SRC M0>, <&cru CLK GMAC SRC>, <&cru
CLK GMAC TX RX>;
        assigned-clock-rates = <0>, <50000000>;
        assigned-clock-parents = <&cru CLK GMAC RGMII M0>, <&cru
CLK_GMAC_SRC_M0>, <&cru RMII_MODE_CLK>;
       pinctrl-names = "default";
        pinctrl-0 = <&rmiim0 miim &rgmiim0 rxer &rmiim0 bus2 &rgmiim0 mclkinout>;
       phy-handle = <&phy>;
        status = "okay";
};
&mdio {
       phy: phy@0 {
```

```
compatible = "ethernet-phy-ieee802.3-c22";
reg = <0x0>;
};
};
```

• gmac m1

```
&gmac {
        phy-mode = "rmii";
        clock_in_out = "output";
        snps,reset-gpio = <&gpio3 RK PC5 GPIO ACTIVE LOW>;
        snps, reset-active-low;
        snps,reset-delays-us = <0 50000 50000>;
        assigned-clocks = <&cru CLK GMAC SRC M1>, <&cru CLK GMAC SRC>, <&cru
CLK GMAC TX RX>;
        assigned-clock-rates = <0>, <50000000>;
        assigned-clock-parents = <&cru CLK_GMAC_RGMII_M1>, <&cru</pre>
CLK_GMAC_SRC_M1>, <&cru RMII_MODE_CLK>;
        pinctrl-names = "default";
        pinctrl-0 = <&rmiim1_miim &rgmiim1_rxer &rmiim10_bus2</pre>
&rgmiim1_mclkinout>;
        phy-handle = <&phy>;
        status = "okay";
} ;
&mdio {
        phy: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
        };
};
```

## 11.6 RMII Clock Input

```
assigned-clock-rates = <0>, <0>, <500000000;
assigned-clock-parents = <&gmac_clkin_m0>, <&cru CLK_GMAC_RGMII_M0>, <&cru
CLK_GMAC_SRC_M0>, <&cru RMII_MODE_CLK>;

pinctrl-names = "default";
pinctrl-0 = <&rmiim0_miim &rgmiim0_rxer &rmiim0_bus2
&rgmiim0_mclkinout_level0>;

phy-handle = <&phy>;
status = "okay";
};

&mdio {
    phy: phy@0 {
        compatible = "ethernet-phy-ieee802.3-c22";
        reg = <0x0>;
};
};
```

```
&gmac clkin m1 {
        clock-frequency = <50000000>;
} ;
&gmac {
       phy-mode = "rmii";
        clock_in_out = "input";
        snps,reset-gpio = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        snps, reset-delays-us = <0 50000 50000>;
        assigned-clocks = <&cru CLK GMAC RGMII M1>, <&cru CLK GMAC SRC M1>, <&cru
CLK_GMAC_SRC>, <&cru CLK_GMAC_TX_RX>;
        assigned-clock-rates = <0>, <0>, <50000000>;
        assigned-clock-parents = <&gmac clkin m1>,<&cru CLK GMAC RGMII M1>, <&cru
CLK GMAC SRC M1>, <&cru RMII MODE CLK>;
        pinctrl-names = "default";
        pinctrl-0 = <&rmiim1_miim &rgmiim1_rxer &rmiim1_bus2</pre>
&rgmiim1 mclkinout level0>;
        phy-handle = <&phy>;
        status = "okay";
};
&mdio {
        phy: phy@0 {
               compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
        };
};
```