

密级状态: 绝密() 秘密() 内部() 公开($\sqrt{}$)

Rockchip_DRM_Panel_Porting_Guide

(技术部,第二系统产品部)

文件状态:	当前版本:	V1.6
[]正在修改	作 者:	闭伟勇
[√] 正式发布	完成日期:	2019-2-28
	审核:	
	完成日期:	

福州瑞芯微电子股份有限公司

Fuzhou Rockchips Electronics Co., Ltd

(版本所有,翻版必究)



版本历史

版本号	作者	修改日期	修改说明	备注
V1.0	闭伟勇	2017-4-15	初始版本	
V1.1	黄家钗	2017-4-17	加入 LVDS 屏配置说明	
V1.2	闭伟勇	2017-8-15	同步代码,更新 MIPI 章节。	
V1.3	闭伟勇	2017-12-9	更新文档,增加 Display Routing&FAQ	
			章节。	
V1.4	黄家钗	2018-7-9	加入 MCU/CPU 屏配置说明	
V1.5	闭伟勇	2018-8-30	更新 RGB 配置说明	
V1.6	闭伟勇	2019-2-28	同步更新文档,增加 RK618 说明	



目 录

1	Introd	luctio	on	. 1			
	1.1	Dis	splay Pipe	. 1			
2	Panel.	nel					
	2.1	Do	cumentation and Source Code	. 1			
	2.2	DT	Bindings	.2			
	2.3	常	见问题	.4			
3	MIPI-I	OSI		.5			
	3.1	Do	ocumentation and Source Code	.5			
	3.2	DT	Bindings	.5			
	3.	2.1	Host	.5			
	3.	2.2	PHY	.8			
	3.	2.3	VOP Routing	.8			
	3.	2.4	Logo	.8			
	3.	2.5	Panel	.8			
	3.3	Со	mmand	11			
	3.	3.1	Data Type	12			
	3.	3.2	Delay	14			
	3.	3.3	Payload Length	14			
	3.	3.4	Payload	14			
	3.	3.5	Exmaple	14			
	3.4	常	见问题	15			
4	eDP			19			
	4.1	Do	ocumentation and Source Code	19			
	4.2	DT	Bindings	20			
	4.	2.1	Host	20			



	4.	2.2	PHY	21
	4.	2.3	VOP Routing	21
	4.	2.4	Logo	21
	4.	2.5	Panel	22
	4.3	常见	已问题	23
5	LVDS.			23
	5.1	Do	cumentation and Source Code	23
	5.2	DT	Bindings	24
	5.	2.1	Host	24
	5.	2.2	PHY	25
	5.	2.3	VOP Routing	25
	5.	2.4	Logo	26
	5.	2.5	Panel	27
	5.3	Da	ta Mapping	29
	5.	3.1	6 bit output mode	29
	5.	3.2	8 bit output mode	30
6	RGB			30
	6.1	Do	cumentation and Source Code	30
	6.2	DT	Bingdings	31
	6.	2.1	Host	31
	6.	2.2	PHY	31
	6.	2.3	VOP Routing	32
	6.	2.4	Logo	32
	6.	2.5	Panel	33
	6.3	Da	ta Mapping	34
7	DD VI+	Mod		25




	7.1	Do	ocumentation and Source Code	35
	7.2	DT	Bindings	36
		7.2.1	DP_TX	36
		7.2.2 USB Type-C PHY	36	
		7.2.3	USB PD	36
		7.2.4	VOP Routing	37
8	RK6	18		37
	8.1	Do	ocumentation and Source Code	37
	8.2	DT	Bindings	38
		8.2.1	RK618	38
		8.2.2	CRU	39
		8.2.3	HDMI	40
		8.2.4	LVDS	41
		8.2.5	RGB	44
		8.2.6	MIPI-DSI	47
		8.2.7	Clone Mode	50
		8.2.8	调试步骤	55
9	MCL	J/CPU		57
	9.1	Int	terface	57
	9.2	Pa	nel	58
	9.3	MC	CU timing	59
10		Dual-D	Display	59
11		DFBUC	3	61



1 Introduction

本文档主要描述 Rockchip 平台基于 DRM 显示框架的底层显示配置,以及相关调试手段。

1.1 Display Pipe



- 1) Rockchip 平台的 LCD Controller 称为 VOP(Video Output Processor),芯片中一般集成 1~2 个 VOP。只有支持两个 VOP 的芯片,才能支持双屏异显。在进行显示路由配置时,应该选择哪个 VOP 作为输入的依据主要是 VOP 支持的最大分辨率,以 RK3399 为例,RK3399 有两个 VOP,分别为 VOPB(4096x2160),VOPL(2560x1600),所以对于分辨率大于 2560x1600 的应用,只能选择 VOPB 作为输入。
- 2) Rockchip 平台的芯片集成丰富的显示接口,包括 HDMI/MIPI-DSI/RGB/LVDS/eDP/DP 等等,不同芯片可能包含其中的 N 个接口,不同的显示接口对应不同的驱动。
- 3) 对于 Embedded Connection 的 Panel,一般不需要支持 HPD,需要手动配置上电时序以及显示相关信息,所以需要单独的驱动。而对于 box-to-box 的 Monitor,一般支持 HPD,可以自动识别显示相关信息,所以不需要单独的驱动。

2 Panel

2.1 Documentation and Source Code

Kernel (develop-4.4)

drivers/gpu/drm/panel/panel-simple.c

Documentation/devicetree/bindings/display/panel/simple-panel.txt

U-Boot (next-dev)

drivers/video/drm/rockchip panel.c



U-Boot (rkdevelop)

drivers/video/rockchip_panel.c
drivers/video/rockchip_dsi_panel.c

2.2 DT Bindings

1) simple-panel (LVDS/RGB/eDP)

```
panel {
         compatible = "simple-panel";
         backlight = <&backlight>;
         power-supply = <&vcc_lcd>;
         enable-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
         prepare-delay-ms = <20>;
         enable-delay-ms = \langle 20 \rangle;
         display-timings {
                  native-mode = <&timing0>;
                  timing0: timing0 {
                            clock-frequency = <2000000000;</pre>
                            hactive = <1536>;
                            vactive = \langle 2048 \rangle;
                            hfront-porch = <12>;
                            hsync-len = <16>;
                            hback-porch = \langle 48 \rangle;
                            vfront-porch = <8>;
                            vsync-len = \langle 4 \rangle;
                            vback-porch = \langle 8 \rangle;
                            hsync-active = <0>;
                            vsync-active = <0>;
                            pixelclk-active = <0>;
                  };
         };
         port {
                  panel_in_edp: endpoint {
                            remote-endpoint = <&edp_out_panel>;
                  };
         };
```

2) simple-panel-dsi (MIPI-DSI)





这里只列出通用配置,其他与特定显示接口相关的配置在各个显示接口章节中单独说明。

Property	Value	Comment
compatible	simple-panel o	
	simple-panel-dsi	
backlight		背光节点引用
power-supply		可选,Regulator 配置。
reset-gpios		可选,Reset GPIO 配置。
enable-gpios		可选,Enable GPIO 配置。
prepare-delay-ms		可选,具体时序参考屏驱动。
reset-delay-ms		可选,具体时序参考屏驱动。
init-delay-ms		可选,具体时序参考屏驱动。
enable-delay-ms		可选,具体时序参考屏驱动。
unprepare-delay-ms		可选,具体时序参考屏驱动。
disable-delay-ms		可选,具体时序参考屏驱动。
display-timings		LCD 时序参数,按屏规格书填写。
width-mm		LCD 物理宽度,按屏规格书填写。
height-mm		LCD 物理高度,按屏规格书填写。

2.3 常见问题

- 1. reset 脚一般为 LOW 有效,驱动最后会把 reset 脚拉高,如果 reset 脚为 HIGH 有效,驱动最后会把 reset 脚拉低。enable 脚一般为 HIGH 有效,驱动最后会把 enable 脚拉高,如果 enable 脚为 LOW 有效,驱动最后会把 enable 脚拉低。
- 2. 如果 drm 驱动一直 bind 失败,返回-517(-EPROBE_DEFER),往往是由于 panel 驱动 probe 失败引起的,这个时候就需要检查 panel 相关的配置,比如 reset/enable 是否与其他 模块配置冲突。
- 3. Simple-panel 只是一个通用驱动,只能满足一般需求,如果代码不支持,可以考虑对现有驱



动进行扩展或者单独写一个特定的驱动。

3 MIPI-DSI

- 1) rk3128/rk3326/px30/rk3368 (1~4lanes, 1Gbps per lane)
- 2) rk3288/rk3399 (1~8lanes, 1.5Gbps per lane)

3.1 Documentation and Source Code

Kernel (develop-4.4)

drivers/gpu/drm/rockchip/dw-mipi-dsi.c

drivers/phy/rockchip/phy-rockchip-inno-video-combo-phy.c

Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt

Documentation/devicetree/bindings/phy/phy-rockchip-inno-video-combo-phy.txt

U-Boot (next-dev)

drivers/video/drm/dw_mipi_dsi.c

drivers/video/drm/inno_video_combo_phy.c

U-boot (rkdevelop)

drivers/video/rockchip-dw-mipi-dsi.c

drivers/video/rockchip-inno-mipi-dphy.c

3.2 DT Bindings

3.2.1 Host


1) Single-channel




5



2) Dual-channel (RK3288/RK3399)




① 标准的 dual-channel 接口 MIPI 屏;



② 分别接一样的屏,组合成 dual-channel 接口 MIPI 屏,panel0 显示左半屏,panel1 显示右半屏。

3) Dual-link (RK3399)





因为 MIPI_PHY_TX0 和 MIPI_PHY_TXRX 共用一个 PLL,所以 Dual-link 模式下,如果 panel0 和 panel1 是一样的屏,那么在同一个 lane-rate 下都能正常显示;但如果 panel0 和 panel1 是不一样的屏,只有两个屏都能在同一个 lane-rate 下都能正常显示,才能支持这种模式。

Property	Value	Comment
rockchip,lane-rate	0~1500	指定 DATA_LANE 的速率,单位为 mbps/lane,
		CLK_LANE 的频率为该值的一半,比如配置为
		400Mbps,相应的 CLK 频率为 200MHz。如
		果没有配置该属性,驱动会自动计算
		lane-rate。
rockchip,dual-chan		对于 Dual-channel mode,该属性必须配置。
nel		



3.2.2 PHY

```
&video_phy {
         status = "okay";
};
```

NOTE:对于有单独 PHY 节点的芯片(rk3128/px30/rk3326/rk3368),需要使能该节点。

3.2.3 VOP Routing

NOTE: 对于有两个 VOP 的芯片,需要选择其一,如果有打开 LOGO, route_dsi 的 connect 属性也要指定为同一个 VOP。

3.2.4 Logo

```
&route_dsi {
          connect = <&vopb_out_dsi>;
          status = "okay";
};
```

3.2.5 **Panel**

1) Single-channel



```
panel@0 {
        compatible = "simple-panel-dsi";
        reg = \langle 0 \rangle;
        backlight = <&backlight>;
        reset-gpios = <&gpio3 13 GPIO_ACTIVE_LOW>;
        enable-gpios = <&gpio2 27 GPIO_ACTIVE_HIGH>;
        prepare-delay-ms = <20>;
        disable-delay-ms = <20>;
        unprepare-delay-ms = <20>;
        panel-init-sequence = [
        display-timings {
                timing0: timing0 {
                         hback-porch = (68);
                         vactive = <1280>;
```



2) Dual-channel

子模式①和 Single-channel 的主要区别是 dsi,lanes 的值大于 4。

子模式②和 Single-channel 的主要区别是 dsi,lanes, clock-frequency, hactive,

hfront-porch,hsync-len,hback-portch 在单个 panel 的基础上 x2。

Property	Value	Comment
compatible	simple-panel-dsi	
reg	0	virtual channel
dsi,flags	(MIPI_DSI_MODE_VIDEO	MIPI_DSI_MODE_VIDEO,
	1	MIPI_DSI_MODE_VIDEO_BURST,
	MIPI_DSI_MODE_VIDEO_	表示 Video Burst Mode。
	BURST	MIPI_DSI_MODE_LPM 表示默认在
	MIPI_DSI_MODE_EOT_PA	LP 模式下发送初始化序列。
	CKET	MIPI_DSI_MODE_EOT_PACKET 表
	MIPI_DSI_MODE_LPM)	示关闭 EOTP 特性。
dsi,format	MIPI_DSI_FMT_RGB888	Pixel Format
dsi,lanes	4	Lane Number (1 ~ 8),大于 4 表
		示为 Dual-channel MIPI-DSI
		Panel.
panel-init-sequenc		屏的上电初始化序列,具体参数配置方
е		式参考下文说明。
panel-exit-sequenc		屏的下电初始化序列,具体参数配置方
е		式参考下文说明。



3.3 Command

格式说明:头部 3 个字节(16 进制),分别代表 Data Type,Delay,Payload Length。

从第四个字节开始的数据代表长度为 Length 的 Payload。

第一条命令的解析如下:

39 00 04 b9 ff 83 94

Data Type: 0x39 (DCS Long Write)

Delay: 0x00 (0 ms)

Payload Length: 0x04 (4 Bytes)

Payload: 0xb9 0xff 0x83 0x94

最后一条命令的解析如下:

05 14 01 29

Data Type: 0x05 (DCS Short Write, no parameters)

Delay: 0x14 (20 ms)

Payload Length: 0x01 (1 Bytes)

Payload: 0x29



3.3.1 Data Type

Table 16 Data Types for Processor-sourced Packets

Data Type, hex	Data Type, binary	Description	Packet Size
0x01	00 0001	Sync Event, V Sync Start	Short
0x11	01 0001	Sync Event, V Sync End	Short
0x21	10 0001	Sync Event, H Sync Start	Short
0x31	11 0001	Sync Event, H Sync End	Short
0x08	00 1000	End of Transmission packet (EoTp)	Short
0x02	00 0010	Color Mode (CM) Off Command	Short
0x12	01 0010	Color Mode (CM) On Command	Short
0x22	10 0010	Shut Down Peripheral Command	Short
0x32	11 0010	Turn On Peripheral Command	Short
0x03	00 0011	Generic Short WRITE, no parameters	Short
0x13	01 0011	Generic Short WRITE, 1 parameter	Short
0x23	10 0011	Generic Short WRITE, 2 parameters	Short
0x04	00 0100	Generic READ, no parameters	Short
0x14	01 0100	Generic READ, 1 parameter	Short
0x24	10 0100	Generic READ, 2 parameters	Short
0x05	00 0101	DCS Short WRITE, no parameters	Short
0x15	01 0101	DCS Short WRITE, 1 parameter	Short
0x06	00 0110	DCS READ, no parameters	Short
0x37	11 0111	Set Maximum Return Packet Size	Short
0x09	00 1001	Null Packet, no data	Long
0x19	01 1001	Blanking Packet, no data	Long
0x29	10 1001	Generic Long Write	Long
0x39	11 1001	DCS Long Write/write_LUT Command Packet	Long
0x0C	00 1100	Loosely Packed Pixel Stream, 20-bit YCbCr, 4:2:2 Format	Long
0x1C	01 1100	Packed Pixel Stream, 24-bit YCbCr, 4:2:2 Format	Long
0x2C	10 1100	Packed Pixel Stream, 16-bit YCbCr, 4:2:2 Format	Long
0x0D	00 1101	Packed Pixel Stream, 30-bit RGB, 10-10-10 Format	Long
0x1D	01 1101	Packed Pixel Stream, 36-bit RGB, 12-12-12 Format	Long

12



Data Type, hex	Data Type, binary	Description	Packet Size
0x3D	11 1101	Packed Pixel Stream, 12-bit YCbCr, 4:2:0 Format	Long
0x0E	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
0x1E	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x2E	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x3E	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long
0xX0 and 0xXF, unspecified	XX 0000 XX 1111	DO NOT USE All unspecified codes are reserved	

① DCS Write

0x05	00 0101	DCS Short WRITE, no parameters	Short
0x15	01 0101	DCS Short WRITE, 1 parameter	Short
0x39	11 1001	DCS Long Write/write_LUT Command Packet	Long

DCS packet 包括一个字节的 dcs 命令,以及 n 个字节的 parameters。

如果 n < 2,将以 Short Packet 的形式对 Payload 进行打包。n = 0,表示只发送 dcs 命令,不带参数,Data Type 为 0x05; n = 1,表示发送 dcs 命令,带一个参数,Data Type 为 0x15。

如果 n >= 2,将以 Long Packet 的形式对 Payload 进行打包。此时发送 dcs 命令,带 n 个参数,Data Type 为 0x39。

2 Generic Write

0x03	00 0011	Generic Short WRITE, no parameters	Short
0x13	01 0011	Generic Short WRITE, 1 parameter	Short
0x23	10 0011	Generic Short WRITE, 2 parameters	Short

		1	
0x29	10 1001	Generic Long Write	Long

Gerneic Packet 包括 n 个字节的 parameters。

如果 n < 3,将以 Short Packet 的形式对 Payload 进行打包。n = 0,表示 no parameters,Data Type 为 0x03; n = 1,表示 1 parameter,Data Type 为 0x13; n = 2,表示 2 parameters,Data Type 为 0x23。

如果 n >= 3,将以 Long Packet 的形式进行对 Payload 打包,表示 n parameters,Data



Type 为 0x29。

3.3.2 **Delay**

表示当前 Packet 发送完成之后,需要延时多少 ms,再开始发送下一条命令。

3.3.3 Payload Length

表示 Packet 的有效负载长度。

3.3.4 Payload

表示 Packet 的有效负载,长度为 Payload Length。

3.3.5 Exmaple

(B) On sequence

sequence	DataType (hex)	index (hex)		ameters (hex)	description	comment
		SL	EEP	MODE		
				1		
DCDC EN L->H			П		DCDC_EN L->H (VSP,VSN on)	
wait 20ms			ш			
			_			
command	05	01	-	-	soft reset	
wait 5ms			П			
command	23	B0	1	00	MCAP	
command	29	B3	1 2 3 4 5	04 08 00 22 00	Interface setting	
command	29	B4	1	0C	Interface ID setting	
command	29	B6	1	3A	DSI control	
Command	20	50	2	D3	DOI COIRIO	
command	15	51	1	E6	write display brightness	
command	15	53	1	2C	write control display	
command	15	3A	1	77	set pixel format	
command	39	2A	1 2 3 4	00 00 04 AF	set column address	
command	39	2B	1 2 3 4	00 00 07 7F	set page address	
send image	39	2C/3C			write memory / write memory continue	
command	05	11	-	-	exit sleep mode	
wait 120ms	00	- 11	-		exit sieep filode	
command	05	29	-		set display on	
wait min 0ms	05	23	-		Set display UT	
LED EN L->H			\vdash		LED EN L->H	
LED EN L->H			_	_	LED EN LOAN	
		NO	78.44	L MODE		



```
panel-init-sequence = [
      05 05 01 01
      23 00 02 b0 00
      23 00 02 d6 01
      29 00 06 b3 14 08 00 22 00
      29 00 02 b4 0c
      29 00 03 b9 3a c3
      15 00 02 51 e6
      15 00 02 53 2c
      15 00 02 3a 77
      39 00 05 2a 00 00 04 af
      39 00 05 2b 00 00 07 7f
      05 78 01 29
      05 00 01 11
];
```

(C) Off sequence

sequence	DataTyp (hex)	index (hex)		ameters (hex)	description	comment
	NORMAL MODE					
				1		
command	05	28	-	-	set display off	
wait 20ms			П			
command	05	10	-	-	enter sleep mode	
wait 80ms						
DCDC_EN H->L					DCDC_EN H->L (VSP,VSN off)	
wait 20ms						
1						
SLEEP MODE						

```
panel-exit-sequence = [
     05 14 01 28
     05 50 01 10
];
```

3.4 常见问题

如何对 MIPI-DSI 外设进行读写操作。
 drivers/gpu/drm/drm_mipi_dsi.c
 drivers/gpu/drm/drm_mipi_dsi.h
 提供了对 MIPI-DSI 外设通信的相关 API。



2. 如何判断 MIPI-DSI 外设有正常工作?

可以对 MIPI-DSI 外设进行读操作,如果通信正常,说明外设有正常工作。比如支持 DCS 标准 MIPI_DCS_GET_POWER_MODE (0x0A) 命令的外设,可以通过读取 power_mode 来判断。

```
a/drivers/gpu/drm/panel/panel-simple.c
+++ b/drivers/gpu/drm/panel/panel-simple.c
@@ -627,6 +627,7 @@ static int panel_simple_prepare(struct drm_panel *panel)
        struct panel_simple *p = to_panel_simple(panel);
        int err;
        if (p->prepared)
                return 0;
n@ -655,6 +656,11 @@ static int panel simple prepare(struct drm panel *panel)
        if (p->desc && p->desc->delay.init)
                panel_simple_sleep(p->desc->delay.init);
                if (p->dsi)
                        err = panel_simple_dsi_send_cmds(p, p->on_cmds);
@@ -664,6 +670,11 @@ static int panel_simple_prepare(struct drm_panel *panel)
                        dev err(p->dev, "failed to send on cmds\n");
        p->prepared = true;
        return 0;
```



```
29.339267] dw-mipi-dsi ff450000.dsi: final DSI-Link bandwidth: 460 x 4 Mbps
29.407062] panel-simple-dsi ff450000.dsi.0: err=0, mode=08
29.566445] panel-simple-dsi ff450000.dsi.0: err=0, mode=9c
```

在外设硬件复位之后,读取 power_mode, err=0 说明通信正常,从而判断设备供电和复 位是正常的, mode=0x08 说明设备目前是 OFF 状态。在发送初始化命令之后,读取 power mode, mode=0x9c, 说明设备目前是 ON 状态。

3. 如何支持 DCS 背光。

如果设备支持标准 DCS 背光调节,并且代码已经实现 DCS 背光驱动,可以使能 DCS 背光 功能。

```
1. 删除dsi-panel节点下的backlight属性。
bivvy@rk-intel-1:~/rk3288/hardware/rockchip/liblights$ git diff
diff --git a/lights.cpp b/lights.cpp
index eebcd8f..55e3900 100644
--- a/lights.cpp
+++ b/lights.cpp
@@ -34,7 +34,7 @@
#define LOGE(fmt,args...) ALOGE(fmt,##args)
 -#define BACKLIGHT_PATH "/sys/class/backlight/rk28_bl/brightness"
+#define BACKLIGHT_PATH "/sys/class/backlight/dcs-backlight/brightness"
#define BACKLIGHT_PATH1 "/sys/class/backlight/backlight/brightness" // for kernel 4.4
#define BUTTON_LED_PATH "sys/class/leds/rk29_key_led/brightness"
#define BATTERY_LED_PATH "sys/class/leds/battery_led/brightness"
3.
bivvy@rk-intel-1:~/rk3288/device/rockchip/common$ git diff
diff --git a/init.rk30board.rc b/init.rk30board.rc
index b7ae3e1..f031e73 100755
--- a/init.rk30board.rc
+++ b/init.rk30board.rc
@@ -139,7 +139,7 @@ on boot
    write /proc/sys/net/core/wmem_max 1048576
    # backlight
    chown system system /sys/class/backlight/rk28_bl/brightness
    chown system system /sys/class/backlight/dcs-backlight/brightness
```

- chown system system /sys/class/backlight/backlight/brightness
- 4. 如何使能 EOTP (EoT packet) 特性。

DSI 驱动根据 MIPI_DSI_MODE_EOT_PACKET 来判断是否使能 EOTP, 如果 flags 没有 配置 MIPI_DSI_MODE_EOT_PACKET, 使能 EOTP 特性, 如果 flags 有配置 MIPI_DSI_MODE_EOT_PACKET, 关闭 EOTP 特性。



5. 如何发送 data_type 为 MIPI_DSI_SHUTDOWN_PERIPHERAL (0x22) 和 MIPI_DSI_TURN_ON_PERIPHERAL (0x32) 的 packet。

6. 如何使能非连续时钟?

DSI 驱动根据 MIPI_DSI_CLOCK_NON_CONTINUOUS 来判断是否使能非连续时钟,如果 flags 没有配置 MIPI_DSI_CLOCK_NON_CONTINUOUS,表示连续时钟,如果 flags 有配置 MIPI DSI MODE EOT PACKET,表示非连续时钟。



4 eDP

- 1) rk3288/rk3368 (1/2/4 lanes, 1.62Gbps/2.7Gbps)
- 2) rk3399 (1/2/4 lanes, 1.62Gbps/2.7Gbps/5.4Gbps)

4.1 Documentation and Source Code

Kernel (develop-4.4):

```
drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
```

drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c

drivers/gpu/drm/rockchip/analogix_dp-rockchip.c

drivers/phy/rockchip/phy-rockchip-dp.c

Documentation/devicetree/bindings/display/bridge/analogix_dp.txt

Documentation/devicetree/bindings/display/rockchip/analogix_dp-rockchip.txt

Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt

U-Boot (next-dev):

drivers/video/drm/analogix_dp.c

drivers/video/drm/analogix dp reg.c

U-Boot (rkdevelop)

drivers/video/rockchip_analogix_dp.c

drivers/video/rockchip_analogix_dp_reg.c




4.2 DT Bindings

4.2.1 Host

1) Embedded Connection



2) Box-to-box Connection



Property	Value	Comment	
force-hpd		对于 Embedded Connection, 一般不需要	
		HPD 功能,需要加上该属性。	



hpd-gpios	对于 Box-to-box Connection,一般需要 HPD
	功能,需要配置该属性。

4.2.2 PHY

```
&edp_phy {
        status = "okay";
};
```

NOTE: 对于有单独 PHY 节点的芯片,需要使能该节点。

4.2.3 VOP Routing

NOTE: 对于有两个 VOP 的芯片,需要选择其一,如果有打开 LOGO,route_edp 的 connect 属性也要指定为同一个 VOP。

4.2.4 Logo

```
&route_edp {
          connect = <&vopb_out_edp>;
          status = "okay";
};
```



4.2.5 Panel

```
panel {
                   compatible = "simple-panel";
                   backlight = <&backlight>;
                   power-supply = <&vcc_lcd>;
                   enable-gpios = <&gpio1 13 GPIO ACTIVE HIGH>;
                   prepare-delay-ms = <20>;
                   enable-delay-ms = \langle 20 \rangle;
                   display-timings {
                            native-mode = <&timing0>;
                            timing0: timing0 {
                                      clock-frequency = <2000000000;</pre>
                                      hactive = \langle 1536 \rangle;
                                      vactive = \langle 2048 \rangle;
                                      hfront-porch = <12>;
                                      hsync-len = \langle 16 \rangle;
                                      hback-porch = \langle 48 \rangle;
                                      vfront-porch = \langle 8 \rangle;
                                      vsync-len = \langle 4 \rangle;
                                      vback-porch = <8>;
                                      hsync-active = <0>;
                                      vsync-active = <0>;
                                      de-active = <0>;
                                      pixelclk-active = <0>;
                             };
                   };
                   ports {
                            panel_in_edp: endpoint {
                                      remote-endpoint = <&edp_out_panel>;
                             };
                   };
         };
};
```

① 属性说明

Property	Value	Comment
bpc	6 or 8	Bit pixel component



bus-forma	MEDIA_BUS_FMT_RGB666_1X18	分别对应 6bit 和 8bit 屏
t	MEDIA_BUS_FMT_RGB888_1X24	

4.3 常见问题

- 1) Aux Transaction fail
- [33.319392] rockchip-dp ff970000.edp: Rx Max Link Rate is abnormal :c0!
- [33.319543] rockchip-dp ff970000.edp: Rx Max Lane count is abnormal :0!
- [33.322377] rockchip-dp ff970000.edp: AUX CH command reply failed!

Aux 通信失败一般是由于设备端没有正常工作或者屏线问题,导致没有应答,应当检查设备端的供电是否正常以及排线。

5 LVDS

- 1) rk3128/px30/rk3326/rk3368 (single-channel)
- 2) rk3288 (single-channel/dual-channel)

5.1 Documentation and Source Code

Kernel (develop-4.4):

drivers/gpu/drm/rockchip/rockchip_lvds.c

drivers/phy/rockchip/phy-rockchip-inno-video-combo-phy.c

drivers/phy/rockchip/phy-rockchip-inno-video-phy.c

Documentation/devicetree/bindings/display/rockchip/rockchip-lvds.txt

Documentation/devicetree/bindings/phy/phy-rockchip-inno-video-combo-phy.txt

Documentation/devicetree/bindings/phy/phy-rockchip-inno-video-phy.txt

U-Boot (next-dev):

drivers/video/drm/rockchip_lvds.c

drivers/video/drm/inno_video_combo_phy.c




drivers/video/drm/inno_video_phy.c

U-Boot (rkdevelop):

drivers/video/rockchip_lvds.c

5.2 DT Bindings

5.2.1 Host



1) Single-channel

2) Dual-channel



Property	Value	Comment
dual-channel		使能 Dual-channel 模式
rockchip,data-s		在 Dual-channel 模式下,对两个通道的奇偶像素进行互换。
wap		

5.2.2 PHY

```
&video_phy {
         status = "okay";
};
```

5.2.3 VOP Routing

```
&lvds_in_vopb {
         status = "okay";
};
&lvds_in_vopl {
         status = "disabled";
};
```

NOTE: 对于有两个 VOP 的芯片,需要选择其一,如果有打开 LOGO,route_lvds 的 connect 属性也要指定为同一个 VOP。



5.2.4 Logo



5.2.5 Panel

```
panel {
        compatible = "samsung,lsl070nl01", "simple-panel";
        backlight = <&backlight>;
        power-supply = <&vcc3v3 lcd>;
        prepare-delay-ms = <20>;
        unprepare-delay-ms = <20>;
        bus-format = <MEDIA_BUS_FMT_RGB888_1X7X4_SPWG>;
        width-mm = \langle 217 \rangle;
        height-mm = \langle 136 \rangle;
        display-timings {
                 native-mode = <&timing0>;
                 timing0: timing0 {
                         clock-frequency = <49500000>;
                         hactive = <1024>;
                         hback-porch = <90>;
                         hfront-porch = <90>;
                         vback-porch = <10>;
                         vfront-porch = <10>;
                         hsync-len = <90>;
                         vsync-len = <10>;
                         hsync-active = <0>;
                         vsync-active = <0>;
                         de-active = <0>;
                         pixelclk-active = <0>;
                 };
        };
        port {
                 panel_in_lvds: endpoint {
                         remote-endpoint = <&lvds_out_panel>;
                 };
        };
};
```

① 属性说明

Property	Value	Comment	
bus-form	MEDIA_BUS_FMT_RGB666_1X7X3_	LVDS 信号的数据映射方式,分别对应	



at	SPWG	"vesa-18", "vesa-24", "jeida-24",
	MEDIA_BUS_FMT_RGB888_1X7X4_	"jeida-18"。具体映射关系参考 data
	SPWG	mapping 说明。
	MEDIA_BUS_FMT_RGB888_1X7X4_	
	JEIDA	
	MEDIA_BUS_FMT_RGB666_1X7X3_	
	JEIDA	



5.3 Data Mapping

5.3.1 6 bit output mode

		VESA_6BIT	JEIDA_6BIT
Y 0	TX0 TX1 TX2 TX3 TX4 TX6 TX7	R0 R1 R2 R3 R4 R5	R2 R3 R4 R5 R6 R7 G2
Y 1	TX8 TX9 TX12 TX13 TX14 TX15 TX18	G1 G2 G3 G4 G5 B0 B1	G3 G4 G5 G6 G7 B2 B3
Y 2	TX19 TX20 TX21 TX22 TX24 TX25 TX26	B2 B3 B4 B5 HSYNC VSYNC ENABLE	B4 B5 B6 B7 HSYNC VSYNC ENABLE
Y 3	TX27 TX5 TX10 TX11 TX16 TX17 TX23	GND GND GND GND GND GND RSVD	GND GND GND GND GND GND RSVD

29



5.3.2 8 bit output mode

		VESA_8BIT	JEIDA_8BIT
Y 0	TX0 TX1 TX2 TX3 TX4 TX6 TX7	R0 R1 R2 R3 R4 R5 G0	R2 R3 R4 R5 R6 R7 G2
Y 1	TX8 TX9 TX12 TX13 TX14 TX15 TX18	G1 G2 G3 G4 G5 B0 B1	G3 G4 G5 G6 G7 B2 B3
Y 2	TX19 TX20 TX21 TX22 TX24 TX25 TX26	B2 B3 B4 B5 HSYNC VSYNC ENABLE	B4 B5 B6 B7 HSYNC VSYNC ENABLE
Y 3	TX27 TX5 TX10 TX11 TX16 TX17 TX23	R6 R7 G6 G7 B6 B7 RSVD	R0 R1 G0 G1 B0 B1 RSVD

6 RGB

1) rk3128/rk3326/px30/rk3288/rk3368

6.1 Documentation and Source Code

Kernel (develop-4.4):

drivers/gpu/drm/rockchip/rockchip_rgb.c

drivers/phy/rockchip/phy-rockchip-inno-video-combo-phy.c



drivers/phy/rockchip/phy-rockchip-inno-video-phy.c

Documentation/devicetree/bindings/display/rockchip/rockchip-rgb.txt

Documentation/devicetree/bindings/phy/phy-rockchip-inno-video-combo-phy.txt

Documentation/devicetree/bindings/phy/phy-rockchip-inno-video-phy.txt

U-Boot (next-dev):

```
drivers/video/drm/rockchip_rgb.c
```

drivers/video/drm/inno_video_combo_phy.c

drivers/video/drm/inno_video_phy.c

U-Boot (rkdevelop):

drivers/video/rockchip_lvds.c

6.2 DT Bingdings

6.2.1 Host

6.2.2 PHY

```
&video_phy {
         status = "okay";
};
```



6.2.3 VOP Routing

NOTE: 对于有两个 VOP 的芯片,需要选择其一,如果有打开 LOGO,route_rgb 的 connect 属性也要指定为同一个 VOP。

6.2.4 Logo

```
&route_rgb {
          connect = <&vopb_out_rgb>;
          status = "okay";
};
```



6.2.5 Panel

```
panel {
        compatible ="simple-panel";
        enable-gpios = <&gpio0 RK_PB5 GPIO_ACTIVE_LOW>;
        reset-gpios = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>;
        bus-format = <MEDIA BUS FMT RGB666 1X18>;
        display-timings {
                 native-mode = <&timing0>;
                 timing0: timing0 {
                          clock-frequency = <51200000>;
                          hback-porch = \langle 100 \rangle;
                          hfront-porch = <120>;
                          vback-porch = <10>;
                          vfront-porch = <15>;
                          hsync-len = <100>;
                          vsync-len = \langle 10 \rangle;
                          hsync-active = <0>;
                          vsync-active = <0>;
                          de-active = <0>;
                          pixelclk-active = <0>;
                 };
        };
        port {
                 panel_in_rgb: endpoint {
                          remote-endpoint = <&rgb_out_panel>;
                 };
        };
};
```

Property	Value	Comment
bus-form	MEDIA_BUS_FMT_RBG888_1X24	RGB 信号的输出关系,分别对应
at	MEDIA_BUS_FMT_RGB666_1X24_C	"OUT_P888", "OUT_D888_P666",
	PADHI	"OUT_P666"。具体参考 data mapping
	MEDIA_BUS_FMT_RGB666_1X18	说明。



6.3 Data Mapping

Display	RGB	RGB	RGB	RGB	RGB Parallel	ITU656	ITU656	ITU656	MCU mode
mode	Parallel	Parallel	Parallel	Parallel	16-bit	Mode0	Mode1	Mode2	
	24-bit	18-bit	18-bit	16-bit					
Screen_fac	OUT_P88	OUT_D888_	OUT_P666	OUT_D888_	OUT_P565	OUT_S888/	OUT_S888/O	OUT_S888/OU	OUT_P888
e	8	P666		P565		OUT_S888	UT_S888DU	T_S888DUMY	
						DUMY	MY		
DCLK	DCLK	DCLK	DCLK	DCLK	DCLK	DCLK	DCLK	DCLK	RS
VSYNC	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC				CS
HSYNC	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC				WEN
DEN	DEN	DEN	DEN	DEN	DEN				REN
DATA	DATA[23:	DATA[23:18]	DATA[17:0]	DATA[23:19]	DATA[15:0]	DATA[7:0]	DATA[15:8]	DATA[14:7]	
	0]	DATA[15:10]		DATA[15:10]					
		DATA[7:2]		DATA[7:3]					
D23	R7	R5	-	R4	-	-	-	-	D23
D22	R6	R4	-	R3	-	-	-	-	D22
D21	R5	R3	-	R2	-	-	-	-	D21
D20	R4	R2	-	R1	-	-		-	D20

34



D19	R3	RI	-	R0	-	-	-		D19
D18	R2	R0	-		-	-	-		D18
D17	RI	-	R5		-	-	-		D17
D16	R0	-	R4	-	-	-	-		D16
D15	G7	G5	R3	G5	R4	-	D7		D15
D14	G6	G4	R2	G4	R3	-	D6	D7	D14
D13	G5	G3	RI	G3	R2	-	D5	D6	D13
D12	G4	G2	R0	G2	R1	-	D4	D5	D12
D11	G3	Gl	G5	G1	R0	-	D3	D4	DII
D10	G2	G0	G4	G0	G5		D2	D3	D10
D9	GI	-	G3		G4	-	DI	D2	D9
D8	G0	-	G2		G3	-	D0	DI	D8
D7	В7	В5	G1	B4	G2	D7		D0	D7
D6	В6	В4	G0	В3	G1	D6	-		D6
D5	B5	В3	B5	B2	G0	D5	-		D5
D4	B4	В2	B4	В1	B4	D4	-		D4
D3	В3	BI	В3	В0	В3	D3	-		D3
D2	B2	В0	B2		B2	D2	-		D2
D1	В1	-	BI	-	BI	DI	-		DI
D0	В0	-	В0	-	В0	D0	-	-	D0
					_	_	_		

7 DP Alt Mode

7.1 Documentation and Source Code

Kernel (develop-4.4):

drivers/gpu/drm/rockchip/cdn-dp-core.c drivers/gpu/drm/rockchip/cdn-dp-reg.c

drivers/gpu/drm/rockchip/cdn-dp-link-training.c

drivers/phy/rockchip/phy-rockchip-typec.c

35



Documentation/devicetree/bindings/display/rockchip/cdn-dp-rockchip.txt

Documentation/devicetree/bindings/phy/phy-rockchip-typec.txt

7.2 DT Bindings

7.2.1 DP_TX

```
&cdn_dp {
        extcon = <&fusb0>;
        phys = <&tcphy0_dp>;
        status = "okay";
};
```

7.2.2 USB Type-C PHY

```
&tcphy0 {
        extcon = <&fusb0>;
        status = "okay";
};
```

7.2.3 USB PD

```
&i2c4 {
    status = "okay";

    fusb0: fusb30x@22 {
        compatible = "fairchild,fusb302";
        reg = <0x22>;
        pinctrl-names = "default";
        pinctrl-0 = <&fusb0_int>;
        int-n-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
        vbus-5v-gpios = <&gpio2 0 GPIO_ACTIVE_HIGH>;
        status = "okay";
    };
};
```



7.2.4 VOP Routing

```
&dp_in_vopb {
          status = "okay";
};
&dp_in_vopl {
          status = "disabled";
};
```

NOTE:对于有两个 VOP 的芯片,需要选择其一,一般选择 VOPB,因为需要支持 4K。

8 RK618

RK616/RK618 是 Rockchip 平台的配套显示转换芯片,该芯片具有如下特性:

- ① 两个 RGB 输入接口(LCD0,LCD1)。如果分别把 LCD0 和 LCD1 接到不同的源,可以实现 双屏异显;如果只接 LCD0,可以实现单屏/双屏同显,此时可以不使用 LCD1 或者将 LCD1 复用为 RGB 输出接口。
- ② 一个 RGB 输出口,与 LVDS 输出口复用。
- ③ 一个 LVDS 输出口,与 RGB 输出口复用,RK618 支持 dual-channel,RK616 不支持 dual-channel。
- ④ 一个 MIPI-DSI 输出口, RK618 支持该接口, RK616 不支持该接口。
- ⑤ 一个 HDMI 输出口。

8.1 Documentation and Source Code

Kernel (develop-4.4):

drivers/mfd/rk618.c

drivers/clk/rockchip/rk618/clk-rk618.c

drivers/gpu/drm/rockchip/rk618/rk618_lvds.c

drivers/gpu/drm/rockchip/rk618/rk618_rgb.c

drivers/gpu/drm/rockchip/rk618/rk618 scaler.c



drivers/gpu/drm/rockchip/rk618/rk618_vif.c

drivers/gpu/drm/rockchip/rk618/rk618_hdmi.c

drivers/gpu/drm/rockchip/rk618/rk618_dither.c

drivers/gpu/drm/rockchip/rk618/rk618_dsi.c

Documentation/devicetree/bindings/mfd/rk618.txt

Documentation/devicetree/bindings/clock/rockchip,rk618-cru.txt

Documentation/devicetree/bindings/display/rockchip/rockchip,rk618.txt

U-Boot (next-dev):

drivers/video/drm/rk618.c

drivers/video/drm/rk618_lvds.c

8.2 DT Bindings

8.2.1 RK618

```
%i2c0 {
    status = "okay";

    rk618: rk618@50 {
        compatible = "rockchip,rk618";
        reg = <0x50>;
        pinctrl-names = "default";
        pinctrl-0 = <&i2s1_2ch_mclk>;
        clocks = <&cru SCLK_I2S1_OUT>;
        clock-names = "clkin";
        assigned-clocks = <&cru SCLK_I2S1_OUT>;
        assigned-clock-rates = <120000000>;
        reset-gpios = <&gpio0 RK_PA0 GPIO_ACTIVE_LOW>;
        status = "okay";
    };
};
```

Property	Value	Comment
pinctrl-names		输入时钟 CLKIN 引脚复用配置
pinctrl-0		



clocks	输入时钟 CLKIN 引用
clock-names	
assigned-clocks	指定 CLKIN 初始频率为 12MHz
assigned-clock-rates	
reset-gpios	Reset 引脚配置,可选。
enable-gpios	Enable 引脚配置,可选。
power-supply	Regulator 配置,可选。


8.2.2 CRU

Property	Value	Comment
clocks		输入时钟 CLKIN 引用,以及 LCDC0_DCLKP 引用
clock-names		
assigned-clocks		指定内部时钟默认父时钟



|--|


8.2.3 HDMI





Property	Value	Comment
interrupt-parent		INTERUPT 引脚配置
interrupts		

8.2.4 LVDS








Property	Value	Comment	
dual-channel		使能 dual-channel 模式,RK616 不支持 dual-channel,	
		RK618 支持 dual-channel。	



```
panel {
         compatible = "chunghwa,claa101wh31-cw", "simple-panel";
         backlight = <&backlight>;
        power-supply = <&vcc3v3_lcd>;
enable-gpios = <&gpio0 RK_PB5 GPIO_ACTIVE_LOW>;
         prepare-delay-ms = <120>;
         unprepare-delay-ms = <120>;
         bus-format = <MEDIA_BUS_FMT_RGB888_1X7X4_SPWG>;
         height-mm = \langle 154 \rangle;
         display-timings {
                  native-mode = <&timing1>;
                  timing1: timing1 {
                           hactive = <1280>;
                           hback-porch = <60>;
                           hfront-porch = <60>;
                           vback-porch = <16>;
                           vfront-porch = <16>;
                           hsync-len = \langle 40 \rangle;
                           hsync-active = <0>;
                           pixelclk-active = <0>;
         port {
                  panel_in_lvds: endpoint {
                           remote-endpoint = <&lvds_out_panel>;
```

8.2.5 RGB










```
panel {
         compatible = "simple-panel";
         backlight = <&backlight>;
         enable-gpios = <&gpio0 RK_PB5 GPIO_ACTIVE_HIGH>;
         enable-delay-ms = \langle 20 \rangle;
         prepare-delay-ms = <20>;
         unprepare-delay-ms = <20>;
         disable-delay-ms = <20>;
         bus-format = <MEDIA BUS FMT RGB666 1X24 CPADHI>;
         width-mm = \langle 154 \rangle;
         height-mm = \langle 86 \rangle;
         display-timings {
                  native-mode = <&timing0>;
                  timing0: timing0 {
                           clock-frequency = <490000000>;
                           hactive = \langle 1024 \rangle;
                           vactive = <600>;
                           hback-porch = <90>;
                           vback-porch = <10>;
                           vfront-porch = <10>;
                           hsync-len = \langle 90 \rangle;
                           vsync-len = \langle 10 \rangle;
                           hsync-active = <0>;
                           vsync-active = <0>;
                           pixelclk-active = <0>;
                  };
         };
         port {
                  panel_in_rgb: endpoint {
                            remote-endpoint = <&rgb_out_panel>;
                  };
         };
};
```

8.2.6 MIPI-DSI







```
panel@0 {
        compatible = "simple-panel-dsi";
        reg = \langle 0 \rangle;
        power-supply = <&vcc3v3_lcd>;
        backlight = <&backlight>;
        reset-gpios = <&gpio2 RK PA0 GPIO ACTIVE LOW>;
        prepare-delay-ms = <20>;
        init-delay-ms = <20>;
        disable-delay-ms = <20>;
        unprepare-delay-ms = <20>;
        dsi,flags = <(MIPI_DSI_MODE_VIDEO |</pre>
```



8.2.7 Clone Mode



该模式需要选用横屏的 LCD,因为输入源的分辨率是 HDMI 分辨率,SCALER 模块会对这个源根据 LCD 分辨率进行缩放,如果 LCD 是竖屏,会造成显示效果不佳。







```
lvds {
    compatible = "rockchip,rk618-lvds";
    clocks = <&clock LVDS_CLK>;
    clock-names = "lvds";
    status = "okay";

    ports {
        #address-cells = <1>;
        #size-cells = <0>;

        port@0 {
            reg = <0>;

            lvds_in_scaler: endpoint {
                 remote-endpoint = <&scaler_out_lvds>;
            };
        };
        port@1 {
            reg = <1>;
            lvds_out_panel: endpoint = <&panel_in_lvds>;
            };
        };
    };
};
```



```
vif {
    compatible = "rockchip,rk618-vif";
    clocks = <&clock VIF0_CLK>, <&clock VIF0_PRE_CLK>;
    clock-names = "vif", "vif_pre";
    status = "okay";

    ports {
        #address-cells = <1>;
        #size-cells = <0>;

        port@0 {
            reg = <0>;

            vif_in_rgb: endpoint {
                 remote-endpoint = <&rgb_out_vif>;
            };
        };

        port@1 {
            reg = <1>;

            vif_out_hdmi: endpoint {
                 remote-endpoint = <&hdmi_in_vif>;
            };
        };
    };
};
```



```
panel {
         compatible = "simple-panel";
         backlight = <&backlight>;
         power-supply = <&vcc3v3_lcd>;
         enable-gpios = <&gpio0 RK PB5 GPIO ACTIVE LOW>;
         prepare-delay-ms = <120>;
         enable-delay-ms = <120>;
         disable-delay-ms = \langle 120 \rangle;
         unprepare-delay-ms = <120>;
         bus-format = <MEDIA BUS FMT RGB888 1X7X4 SPWG>;
         height-mm = \langle 154 \rangle;
         display-timings {
                  native-mode = <&timing1>;
                  timing1: timing1 {
                           clock-frequency = <72000000>;
                           vactive = <800>;
                           hback-porch = \langle 60 \rangle;
                           hfront-porch = <60>;
                           vback-porch = <16>;
                           vfront-porch = <16>;
                           hsync-len = \langle 40 \rangle;
                           vsync-len = \langle 6 \rangle;
                           hsync-active = <0>;
                           vsync-active = <0>;
                           de-active = <0>;
                           pixelclk-active = <0>;
                  };
         };
         port {
                  panel_in_lvds: endpoint {
                           remote-endpoint = <&lvds out panel>;
                  };
         };
};
```

8.2.8 调试步骤

1. 首先根据硬件设计,按 8.2.1 配置 RK618 节点,如果软件驱动没有报错,那么会生成相关调试节点,根据 registers 节点可以通过 I2C 读到 RK618 相关寄存器值。如果读出来的值是 XXXXXXXX,说明设备没有正常工作,需要确认 RK618 供电以及复位 IO 是否配置正确,



硬件设计是否有问题。如果供电和复位正常,需要确认 CLKIN 输入时钟是否为 12MHz 连续波形。

```
rk3326_evb:/ # cat /d/regmap/0-0050-core/registers
00: 00000000
04: 000100cb
08: 002c0898
0c: 084000c0
10: 00050465
14: 04610029
18: 00000000
1c: 00000000
20: 00000000
24: 00000000
28: 00000000
2c: 00000000
30: 00000014
34: 732d77fd
38: 00090734
3c: 005a050e
40: 04b400b4
44: 000a0276
48: 026c0014
4c: 04b400b4
50: 026c0014
54: 00000011
58: 00000280
5c: 00001d3e
60: 00000000
64: 00002184
68: 00003025
6c: 00000441
70: 00200000
74: 00005028
78: 00000441
7c: 00700000
80: 00000000
84: 00000020
88: 00003c00
8c: 0000ffff
90: 0000000f
94: 0000000f
98: 00000000
9c: 0006e020
```

2. 参考现有配置,并对板级配置进行适配。

目前驱动只支持 LCD0 作为输入的单显以及双屏同显应用。

如果需求是双屏同显,建议先把 HDMI 和单屏先分别调试完成,再修改配置为双屏同显。

Single-channel LVDS:

arch/arm64/boot/dts/rockchip/px30-ad-r35-mb-rk618-lvds.dts

Dual-channel LVDS:



arch/arm64/boot/dts/rockchip/px30-ad-r35-mb-rk618-dual-lvds.dts

HDMI: arch/arm64/boot/dts/rockchip/px30-ad-r35-mb-rk618-hdmi.dts

DSI: arch/arm64/boot/dts/rockchip/px30-z7-a0-rk618-dsi.dts

Clone Mode (HDMI and LVDS):

arch/arm64/boot/dts/rockchip/px30-ad-r35-mb-rk618-hdmi-lvds.dts

9 MCU/CPU

9.1 Interface

MCU 屏又叫 CPU 屏基于 i80 总线协议,具有 CS、RS、RD、WR 四根控制信号线和 8/16/18/24 数据线,MCU 屏的优点是控制简单,无需同步信号和时钟信号,缺点是屏内部需要 集成 GRAM,成本较高,无法做到大分辨率的屏。目前 RK3188、RK3308、RK3326/PX30 支持 MCU 屏。

控制信号:

CS: 屏的片选信号, 低有效, 和 VSYNC 复用。

RS: 数据和命令区分信号, 1 表示发送数据, 0 表示发送命令, 和 DCLK 复用。

RD: 1 表示发数据到屏, 0 表示从屏读数据(RK 平台不支持), 和 DEN 复用。

WR:写使能信号,上升沿有效,和HSYNC复用。



9.2 Panel

特殊属性说明

Property	Value	Comment
rgb-mode	p888、p666、p565、s888、	屏的数据接口类型
	s888_dummy	
rockchip,cmd-type	spi or mcu	spi:通过 spi 接口发送初始化命令
		mcu:通过 mcu 接口发送初始化命令



9.3 MCU timing

```
% vop {
    status = "okay";
    mcu-timing {
        mcu-pix-total = <9>;
        mcu-cs-pst = <1>;
        mcu-cs-pend = <8>;
        mcu-rw-pst = <2>;
        mcu-rw-pend = <5>;
        mcu-hold-mode = <0>;
};
```

- 1) mcu-pix-total: 发送一次数据/命令需要几个 DCLK 周期;
- 2) mcu-cs-pst/mcu-cs-pend: 片选开始和结束位置;
- 3) mcu-rw-pst/mcu-rw-pend:数据发送开始和结束位置;时序图:




Figure 3-1 i8080 r/w timing

10 Dual-Display

- 主副屏属性配置 (HDMI-A/eDP/DP/LVDS/DPI/DSI)
 device/rockchip/common/ system.prop
 sys.hwc.device.primary=eDP
 sys.hwc.device.extend=HDMI-A
- 2. 关闭 AFBC 特性



VOPL 不支持 AFBC (Arm Frame Buffer Compression), 需要关闭 AFBC 特性。

hardware/rockchip/libgralloc/Android.mk

将-DUSE_AFBC_LAYER=\$(USE_AFBC_LAYER)改为-DUSE_AFBC_LAYER=0.

3. DCLK 父时钟配置

如果是 RK3399 平台,并且 uboot 是 rkdevelop 分支,需要对 VOP 的 DCLK 父时钟进行调整,避免时钟切换影响正常显示。

```
--- a/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi
@@ -329,12 +329,12 @@

&vopb {
        assigned-clocks = <&cru DCLK_VOP0_DIV>;
        assigned-clock-parents = <&cru PLL_CPLL>;
};

&vopl {
        assigned-clock-parents = <&cru PLL_VPLL>;
};

&vopl {
        assigned-clocks = <&cru DCLK_VOP1_DIV>;
        assigned-clock-parents = <&cru PLL_VPLL>;
}

**assigned-clock-parents = <&cru PLL_VPLL>;
}

**assigned-clock-parents = <&cru PLL_CPLL>;
};
```

4. 关闭 DDR 变频

如果是 RK3326/PX30 平台,如果因为带宽不足,导致 VOP 报错,需要将 auto-freq-en 属性设为 0。



11 DEBUG

1. 确认显示驱动已经正常加载。

```
px5:/# dmesg | grep drm

[ 0.000000] Reserved memory: failed to reserve memory for node 'drm-logo@00000000': base 0x000000000000000, size 0 MiB

[ 0.954629] platform vpu_service: allocator is drm
[ 0.955398] platform hevc_service: allocator is drm
[ 0.964883] [drm:drm_core_init] Initialized drm 1.1.0 20060810
[ 0.969040] rockchip-drm_display-subsystem: bound ff9300000.vop (ops vop_component_ops)
[ 0.969108] [drm:rockchip_lvds_bind] *ERROR* failed to find panel and bridge node
[ 0.969129] rockchip-drm_display-subsystem: master bind failed: -517
[ 0.969400] rockchip-drm_display-subsystem: bound ff9300000.vop (ops vop_component_ops)
[ 4.885031] [drm:rockchip_lvds_bind] *ERROR* failed to find panel and bridge node
[ 4.886031] [drm:rockchip_drm_display-subsystem: failed to find panel and bridge node
[ 4.886042] rockchip-drm_display-subsystem: master bind failed: -517
[ 5.401052] rockchip-drm_display-subsystem: bound ff9300000.vop (ops vop_component_ops)
[ 5.401185] rockchip-drm_display-subsystem: bound ff9300000.vop (ops vop_component_ops)
[ 5.401194] [drm:drm_vblank_init] Supports vblank timestamp caching Rev 2 (21.10.2013).
[ 5.401200] [drm:drm_vblank_init] No driver support for vblank timestamp query.
[ 5.403879] [drm:drm_vblank_init] No driver support for vblank timestamp query.
[ 5.404415] rockchip-drm_display-subsystem: failed to parse loader memory
[ 5.4053879] [drm:drm_oder_platform_dev] Initialized pvr 1.8.4610191 20110701 on minor 1
```

Drm 驱动的加载存在依赖关系,所以可能会多次因为驱动资源暂时获取不到而返回 -EPROBE_DEFER(-517),但是只要配置正确,待相关组件驱动能够完整获取到资源后,最终 就会 bound 成功。

2. 当前显示信息



```
130|rk3399_all:/ # cat /d/dri/0/summary
VOP [ff900000.vop]: ACTIVE
    Connector: eDP
        overlay mode[0] bus format[100a] output mode[f] color space[0]
    Display mode: 1536x2048p60
        clk[200000] real_clk[200000] type[8] flag[a]
        H: 1536 1548 1564 1612
        V: 2048 2056 2060 2068
    win0-0: DISABLED
    win1-0: DISABLED
    win2-0: ACTIVE
        format: XB24 little-endian (0x34324258) SDR[0] color space[0]
        csc: y2r[0] r2r[0] r2y[0] csc mode[0]
        zpos: 0
        src: pos[512x0] rect[1536x2048]
        dst: pos[0x0] rect[1536x2048]
        buf[0]: addr: 0x00000000086e6000 pitch: 8192 offset: 0
    win2-1: DISABLED
    win2-2: DISABLED
    win2-3: DISABLED
    win3-0: ACTIVE
        format: AB24 little-endian (0x34324241) SDR[0] color space[0]
        csc: y2r[0] r2r[0] r2y[0] csc mode[0]
        zpos: 1
        src: pos[0x0] rect[1536x2048]
        dst: pos[0x0] rect[1536x2048]
        buf[0]: addr: 0x0000000000c8de000 pitch: 6144 offset: 0
    win3-1: DISABLED
    win3-2: DISABLED
    win3-3: DISABLED
    post: sdr2hdr[0] hdr2sdr[0]
    pre : sdr2hdr[0]
    post CSC: r2y[0] y2r[0] CSC mode[1]
VOP [ff8f0000.vop]: DISABLED
rk3399_all:/ # cat /d/dri/0/summary
VOP [ff900000.vop]: DISABLED
VOP [ff8f0000.vop]: DISABLED
```

3. connector 当前连接状态

```
rk3399_all:/ # cat /sys/class/drm/card0-eDP-1/status
connected
rk3399_all:/ # cat /sys/class/drm/card0-HDMI-A-1/status
disconnected
```

4. connector 当前使能状态

```
rk3399_all:/ # cat /sys/class/drm/card0-eDP-1/enabled
enabled
rk3399_all:/ # cat /sys/class/drm/card0-HDMI-A-1/enabled
disabled
```

5. connector 支持的显示模式

```
rk3399_all:/ # cat /sys/class/drm/card0-eDP-1/modes
1536x2048p60
```

6. connector 当前的显示模式

```
rk3399_all:/ # cat /sys/class/drm/card0-eDP-1/mode
1536x2048p60
```



7. 手动灭屏/亮屏

echo off > /sys/class/drm/card0-eDP-1/status

echo on > /sys/class/drm/card0-eDP-1/status

63