Rockchip Developer Guide Linux WDT

ID: RK-KF-YF-083

Release Version: V1.0.0

Release Date: 2019-12-23

Security Level: □Top-Secret □Secret □Internal ■Public

DISCLAIMER

THIS DOCUMENT IS PROVIDED "AS IS". FUZHOU ROCKCHIP ELECTRONICS CO., LTD. ("ROCKCHIP")DOES NOT PROVIDE ANY WARRANTY OF ANY KIND, EXPRESSED, IMPLIED OR OTHERWISE, WITH RESPECT TO THE ACCURACY, RELIABILITY, COMPLETENESS, MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY REPRESENTATION, INFORMATION AND CONTENT IN THIS DOCUMENT. THIS DOCUMENT IS FOR REFERENCE ONLY. THIS DOCUMENT MAY BE UPDATED OR CHANGED WITHOUT ANY NOTICE AT ANY TIME DUE TO THE UPGRADES OF THE PRODUCT OR ANY OTHER REASONS

Trademark Statement

"Rockchip", "瑞芯微", "瑞芯" shall be Rockchip's registered trademarks and owned by Rockchip. All the other trademarks or registered trademarks mentioned in this document shall be owned by their respective owners.

All rights reserved. ©2019. Fuzhou Rockchip Electronics Co., Ltd.

Beyond the scope of fair use, neither any entity nor individual shall extract, copy, or distribute this document in any form in whole or in part without the written approval of Rockchip.

Fuzhou Rockchip Electronics Co., Ltd.

No.18 Building, A District, No.89, software Boulevard Fuzhou, Fujian, PRC

Website: <u>www.rock-chips.com</u>

Customer service Tel: +86-4007-700-590

Customer service Fax: +86-591-83951833

Customer service e-Mail: <u>fae@rock-chips.com</u>

Preface

Overview

When the count value of WDT is reduced to 0, a reset signal is generated to reset the system to prevent the system from being stuck due to software.

Product Version

| Chipset | Kernel Version |
|---------|-----------------|
| ALL | Kernel4.4& 4.19 |

Intended Audience

This document (this guide) is mainly intended for:

Technical support engineers

Software development engineers

Revision History

| Version | Author | Date | Change Description |
|---------|-----------|------------|--------------------|
| V1.0.0 | Simon.Xue | 2019-12-23 | Initial version |

Content

Rockchip Developer Guide Linux WDT

- 1. WDT Driver
 - 1.1 DTS Node Configuration
- 2. WDT Usage
- 3. Kernel Configuration
- 4. FAQ
 - 4.1 WDT Can't Stop
 - 4.2 WDT Accuracy

1. WDT Driver

The driver file is in:

drivers/watchdog/dw wdt.c

1.1 DTS Node Configuration

The reference document for DTS configuration

is ${\tt Documentation/devicetree/bindings/watchdog/dw_wdt.txt}$, this document mainly introduces the follow parameter:

• interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH 0>;

The interrupt mode is to trigger an interrupt first, and then generate a reset signal after a timeout period.

• clocks = <&cru PCLK WDT>;

This attribute function is to drive WDT to work, and calculate each counting cycle.

2. WDT Usage

The application operates the /dev/watchdog node to control the watchdog. Examples are as follows:

About close()

1. Under normal condition, executing close (), which no longer feeding the dog and watchdog restart automatically.

echo A > /dev/watchdog, where any characters other than character V are written

2. write (fd, " V ", 1); Then close (), write uppercase V, the kernel continues to feed the dog, the system will not automatically restart.

```
echo V > /dev/watchdog
```

3. Configure the macro CONFIG_WATCHDOG_NOWAYOUT, repeat step 2, the kernel will not continue to feed the dog, and the system will be restarted.

3. Kernel Configuration

```
Symbol: WATCHDOG [=y]
Type : boolean
Prompt: Watchdog Timer Support
    Location:
(1) -> Device Drivers
    Defined at drivers/watchdog/Kconfig:6
```

4. FAQ

4.1 WDT Can't Stop

The legacy version of WDT does not have a matched register to configure the stop function, which can only be stopped by disable clock or soft reset. The clock or reset operation of some Rockchip's product can only be performed in a safe environment. The new version of WDT adds a stop function in the future.

4.2 WDT Accuracy

The accuracy of WDT is only 16 levels, and the counting of adjacent level is quite different, so it cannot be counted finely.

```
0000: 0x0000ffff
0001: 0x0001ffff
0010: 0x0003ffff
0011: 0x0007ffff
0100: 0x000fffff
0101: 0x001fffff
0110: 0x003fffff
0111: 0x007fffff
1000: 0x00ffffff
1001: 0x03fffff
1011: 0x07fffff
1011: 0x03ffffff
1011: 0x03ffffff
1011: 0x03ffffff
1011: 0x03ffffff
```

1111: 0x7fffffff

Assuming that the wdt clock is 100 MHz, the maximum timeout time is $0 \times 7 \text{fffffff} / 100 \text{MHz} = 21$ seconds. If a larger timeout is required, the corresponding WDT clock needs to be adjusted.