Computer Architecture

Daniel Page

Department of Computer Science, University Of Bristol, Merchant Venturers Building, Woodland Road, Bristol, BS8 IUB. UK. ⟨csdsp@bristol.ac.uk⟩

October 14, 2024

Keep in mind there are *two* PDFs available (of which this is the latter):

- 1. a PDF of examinable material used as lecture slides, and
- 2. a PDF of non-examinable, extra material:
 - the associated notes page may be pre-populated with extra, written explaination of material covered in lecture(s), plus
 - anything with a "grey'ed out" header/footer represents extra material which is useful and/or interesting but out of scope (and hence not covered).

ı	Notes:
	Notes:
	Notes:
	Notes:
	Notes:

Notes:

COMS10015 lecture: week #4

- ▶ Problem: an *n*-bit register based on latches (resp. flip-flops) is limited in that
 - 1. each latch (resp. flip-flop) in the register needs a relatively large number of transistors, which limits the viable capacity (i.e., *n*), and
 - 2. the register is not addressable, i.e.,
 - an address (or index) allows dynamic rather than static reference to some stored datum, so
 - by analogy, in a C program

```
Listing
1 int A0, A1, A2, A3;
3 \quad A0 = 0;
4 \quad A1 = 0;
5 \quad A2 = 0;
6 \quad A3 = 0;
```


```
Listing
1 int A[ 4 ];
3 \quad A[0] = 0;
4 \quad A[1] = 0;
5 A[2] = 0;
6 A[3] = 0;
```

we have the left-hand side, but we want the right-hand side.

```
University of BRISTOL
```


COMS10015 lecture: week #4

► Solution: a **memory** component, i.e.,



such that

- ► MEM has a capacity of $n = 2^{n'}$ addressable words, and each such word is w bits (where $n \gg w$).



COMS10015 lecture: week #4

► Agenda:

- 1. memory cells,
- 2. memory devices,

noting there are various ways to classify memories, e.g.,

- 1. volatility:
 - volatile, meaning the content is lost when the component is powered-off, or
 - **non-volatile**, meaning the content is retained even after the component is powered-off.
- 2. interface type:
 - synchronous, where a clock or pre-determined timing information synchronises steps, or
 - **asynchronous**, where a protocol synchronises steps.
- 3. access type:
 - random versus constrained (e.g., sequential) access to content,
 - ▶ Random Access Memory (RAM) which we can read from and write to, and
 - ▶ **Read Only Memory (ROM)** which, as suggested by the name, supports reads only.

but we'll focus exclusively on a volatile, synchronous RAM.



University of BRISTOL

An Aside: some history



- ► The EDSAC used **delay line** memory, where the rough idea is:
 - Each "line" is a tube of mercury (or something else in which sound waves propagate fairly slowly).
 - Put a speaker at one end to store sound waves into the line, and a microphone at the other to read them out.
 - Values are stored in the sense the corresponding waves take time to propagate; when they get to one end they are either replaced or fed back into the other.
- ► This is **sequential access** (cf. **random** access): you need to wait for the data you want to appear!

An Aside: some history



- ► The Whirlwind used **magnetic-core** memory, where the rough idea is:
 - ► The memory is a matrix of small magnetic rings, or "cores", which can be magnetically polarised to store values.
 - Wires are threaded through the cores to control them, i.e., to store or read values.
 - ► The magnetic polarisation is retained, so core memory is non-volatile!
- ► You might still hear main memory termed **core memory** (cf. **core dump**) which is a throw-back to this technology.

https://en.wikipedia.org/wiki/File:Project_Whirlwind_-_core_memory,_circa_1951_-_detail_1.JPG

© Daniel Page (csdsp@bristol.ac Computer Architecture University of BRISTOL

git # c144985a @ 2024-10-1-

Part 1: memory cells (1)

Comparison

Static RAM (SRAM) is

- manufacturable in lower densities (i.e., smaller capacity),
- more expensive to manufacture,
- ► fast(er) access time (resp. lower access latency),
- easy(er) to interface with,
- ideal for latency-optimised contexts, e.g., as cache memory.

Comparison


Dynamic RAM (DRAM) is

- manufacturable in higher densities (i.e., larger capacity),
- less expensive to manufacture,
- slow(er) access time (resp. higher access latency),
- hard(er) to interface with,
- ideal for capacity-optimised contexts, e.g., as main memory.

Notes:		

Notes:			

Part 1: memory cells (2) An SRAM cell




► Idea:

- internally, the cell is essentially two NOT gates,
- \blacktriangleright *bl* and $\neg bl$ are the **bit lines** (via which the state is accessed),
- wl is the word line (which controls access to the state),
- ▶ a "6T SRAM cell" requires 6 transistors (cf. ~ 20 or so for a D-type latch).



Part 1: memory cells (2) An SRAM cell



► Idea:


- internally, the cell is essentially two NOT gates,
 bl and ¬bl are the bit lines (via which the state is accessed),
- ▶ wl is the word line (which controls access to the state),
- ▶ a "6T SRAM cell" requires 6 transistors (cf. ~ 20 or so for a D-type latch).

University of BRISTOL

- The initial NOT-based circuit might look odd, but clearly has two stable states: either Q = 1 and $\neg Q = 0$, or Q = 0 and $\neg Q = 1$. The transistors re-enforce each other; the state is maintained as long as the cell is powered-on.
- To read the cell we pre-charge bl = 1 and $\neg bl = 1$ then set wl = 1, after which $\neg bl$ (resp. bl) is discharged if state is 1 (resp. 0). To write x into the cell we pre-charge bl = x and $\neg bl = \neg x$ then set wl = 1, after which the state matches x.
- The pre-charging steps are managed by extra bit line conditioning, the detail of which we ignore.

- The initial NOT-based circuit might look odd, but clearly has two stable states: either Q = 1 and $\neg Q = 0$, or Q = 0 and $\neg Q = 1$. The transistors re-enforce each other; the state is maintained as long as the cell is powered-on.
- To read the cell we pre-charge bl=1 and $\neg bl=1$ then set wl=1, after which $\neg bl$ (resp. bl) is discharged if state is 1 (resp. 0). To write x into the cell we pre-charge bl=x and $\neg bl=\neg x$ then set wl=1, after which the state matches x.
- The pre-charging steps are managed by extra bit line conditioning, the detail of which we ignore.

Part 1: memory cells (3) A DRAM cell



► Idea:

- internally, the cell is essentially one one transistor and one capacitor,
- ▶ *bl* is the **bit line** (via which the state is accessed),
- wl is the word line (which controls access to the state),
- the capacitor
 - 1. discharges and charges (relatively) slowly,
 - 2. discharges when the cell is read, and also over time even if it's not read; this implies a need to refresh it.



Part 2: memory cells → memory devices (1)

- ► Concept: a memory
 - 1. a **memory array** (or r
 - r rows, and
 - c columns

meaning a $(r \cdot c)$ -cell

- 2. a row decoder which
- 3. a column decoder w plus additional logic
- 1. bit line conditioning
- 2. sense amplifiers to, e

© Me University of ST BRISTOL git # c144985a @ 2024-10-14	
; to, e.g., ensure the bit lines are strong enough to be effective, and e.g., ensure output from the array is usable.	
to allow use (depending on cell type), e.g.,	
capacity, given an address (de)activates associated cells in that row, and nich given an address (de)selects associated cells in that column	
natrix) of replicated cells with	
device is constructed from (roughly) three components	Notes:

Notes:

and the state matches \dot{x} .

• To read the cell we set wl = 1, after which current flows (resp. does not flow) on bl if the capacitor is charged (resp. not charged) meaning the state is 1 (resp. 0). To write x into the cell we set bl = x then wl = 1, after which the capacitor charges (resp. discharges)

• The capacitor holds a tiny charge: this must be amplified to use as a driver in whatever circuit uses the cell.

Part 2: memory cells → memory devices (2) An SRAM device: design

- ► (Typical, or exemplar) design: an **SRAM device**.
 - 1. interface:
 - auxiliary pin(s) for power and so on,
 - D, a single 1-bit data pin,
 - \blacktriangleright *A*, a collection of *n'* address pins where A_i is the *i*-th such pin,
 - a Chip Select (CS) pin, which enables the device,
 - a Output Enable (OE) pin, which signals the device is being read from,
 - **a Write Enable (WE)** pin, which signals the device is being written to.

© Daniel Page (csdsp@bristol.ac.	
Computer Architecture	



git # c144985a @ 2024-10-1

Part 2: memory cells \sim memory devices (2) An SRAM device: design

► (Typical, or exemplar) design: an **SRAM device**.

2. usage:

Algorithm (SRAM-READ)

Having performed the following steps

- drive the address onto A,
- ightharpoonup set WE =false, OE =true and CS =true,

1-bit of data is read and made available on D, then we set CS =**false**.

Algorithm (SRAM-WRITE)

Having performed the following steps

- drive the data onto D,
- drive the address onto *A*,
- \triangleright set WE = true, OE = false and CS = true,


1-bit of data is written, then we set CS =**false**.

Γ	Notes:
	• In some cases, D might be split into two separate D_{in} and D_{out} pins dedicated to input and output respectively.
	Notes: • In some cases, D might be split into two separate D_{in} and D_{out} pins dedicated to input and output respectively.





Part 2: memory cells \leadsto memory devices (3) An SRAM device: implementation





© Daniel Page (categoristoLac.u)


Computer Architecture

© University of git # c144985a @ 2024-10-

Part 2: memory cells → memory devices (4) An SRAM device: implementation









Part 2: memory cells \sim memory devices (5) A DRAM device: interface

- ► (Typical, or exemplar) design: a **DRAM** device.
 - 1. interface:
 - auxiliary pin(s) for power and so on,
 - D, a single 1-bit data pin,
 - A, a collection of n'/2 address pins where A_i is the *i*-th such pin,
 - a Chip Select (CS) pin, which enables the device,
 - a Output Enable (OE) pin, which signals the device is being read from,
 - a Write Enable (WE) pin, which signals the device is being written to,
 - a Row Address Strobe (RAS), which controls the row buffer, and
 - a Column Address Strobe (CAS), which controls the column buffer.

© Daniel Page (csdsp@bristol.ac	. u
Commutos Asobitostuso	



git # c144985a @ 2024-10-14

Part 2: memory cells \sim memory devices (5) A DRAM device: interface

► (Typical, or exemplar) design: a DRAM device.

2. usage:

Algorithm (DRAM-READ)

Having performed the following steps

- drive the row address onto A,
- set RAS = true to latch row address,
- drive the column address onto A,
- set CAS = true to latch column address,
- set WE = false, OE = true and CS = true,

1-bit of data is read and made available on D, then we set CS = RAS = CAS =false.

Algorithm (DRAM-WRITE)

Having performed the following steps

- drive the data onto D,
- drive the row address onto A,
- set RAS = true to latch row address.
- drive the column address onto A.
- set CAS = true to latch column address,
- set WE = false, OE = true and CS = true,

1-bit of data is written, then we set CS = RAS = CAS =false.

git # c144985a @ 2024-10-14




Notes:

- In some cases, D might be split into two separate D_{in} and D_{out} pins dedicated to input and output respectively.
- An address is basically just an unsigned integer: if you have an n' -bit address, you can therefore use it to identify any one of $n=2^{n'}$ addressable elements. An SRAM device will typically have n' address pins, so one can provide the address in a single step. An DRAM device will typically have less than n' address pins, so one must provide the address in multiple steps: here we see the use of $\frac{n'}{2}$ address pins, for example, which are used to provide an n'-bit address in 2 steps. The rationale for the latter is to cope with density. A DRAM device will typically has many addressable elements, but there is a physical limit on how many address pins are reasonable: by multiplexing, or sharing them, this issue is mitigated to some extent. Note that saying "typical" here is an important caveat, because it is not easy to give one definitive answer: there are other approaches and exceptions, for example which might be valid, even if less useful.

- In some cases, D might be split into two separate D_{in} and D_{out} pins dedicated to input and output respectively.
- An address is basically just an unsigned integer: if you have an n'-bit address, you can therefore use it to identify any one of $n = 2^{n'}$ addressable elements. An SRAM device will typically have n' address pins, so one can provide the address in a single step. An DRAM device will typically have less than n' address pins, so one must provide the address in multiple steps: here we see the use of $\frac{n'}{2}$ address pins, for example, which are used to provide an n'-bit address in 2 steps. The rationale for the latter is to cope with density. A DRAM device will typically has many addressable elements, but there is a physical limit on how many address pins are reasonable: by multiplexing, or sharing them, this issue is mitigated to some extent. Note that saying "typical" here is an important caveat, because it is not easy to give one definitive answer: there are other approaches and exceptions, for example which might be valid, even if less useful.

Part 2: memory cells \sim memory devices (6) A DRAM device: implementation




© Daniel Page ("supplier software")


Computer Architecture

© Luniversity of

git # c144985a @ 2024-10-

Part 2: memory cells → memory devices (7) A DRAM device: implementation










Notes:

We also need some logic, wh	nich is not shown here, to refre	sh the cells At a high level	, the idea is that to cope w	rith decay of content, we
periodically read				

NT 4		
Notes:		

Part 2: memory cells \sim memory devices (8) A ROM device: implementation



© Daniel Page (esdsp@bristol.ac.uk)

Computer Architecture

© BRISTOL git # c144985a @ 2024-10-14

Part 2: memory cells → memory devices (9)


► Concept:


• externally, the configuration of a device is described as something like

$$\delta \times \omega \times \beta$$

(plus maybe some timing information) where


- lacksquare δ relates to capacity, usually measured in (large multiples of) bits,
- \triangleright ω describes the width of words, measured in bits, and
- β is the number of internal **logical banks**.
- ▶ internally, this implies some organisational choices: for example,
 - for ω > 1, we replicate the memory device internally to give ω arrays (each copy relates to one bit of a ω-bit word),
 - 2. for the arrays, *r* and *c* can be selected to match physical requirements (e.g., to get "square" or "thin" arrays), and
 - 3. for $\beta > 1$, each array is split into logical **banks**.








Part 2: memory cells → memory devices (10)






Part 2: memory cells → memory devices (11)







Part 2: memory cells → memory devices (12)



© Daniel Page (csdsp@bristol.ac.uk)

Computer Architecture

University of BRISTOL

git # c144985a @ 2024-10-1-

Part 2: memory cells → memory devices (12)


Example (a 512Mbit, 8-bit Device) A 32Mbit \times 8 \times 2 internal configuration: The total capacity is 32Mbit $\cdot 8 \cdot 2 = 512$ Mbit. There are $\beta = 2$ logical banks: each bank consists of $\omega = 8$ arrays, each of which has Bank #0 $\delta = r \cdot c = 32 \cdot 1024 \cdot 1024$ cells. ► Address *x* refers to - WE bank : $x \mod \beta$ cell : $x \operatorname{div} \beta$ — *ОЕ* - CS of each array; for example, $x = 42_{(10)}$ refers to cell 21 of each array in bank 0, while Bank #1 $x = 43_{(10)}$ refers to cell 21 of each array in bank 1, each case therefore referring to 8-bit word overall. D







Part 2: memory cells → memory devices (12)





git # c144985a @ 2024-10-

Part 3: memory devices → memory modules (1)

- ▶ Concept: a **memory module** is essentially the combination of
 - 1. one or more memory devices, plus
 - 2. an interface which controls access.

with two (physical) package types dominating:

- 1. **Single Inline Memory Module (SIMM)**, which is (roughly) 1-sided, has less pins and a narrower word size, and
- 2. **Dual Inline Memory Module (DIMM)**, which is (roughly) 2-sided, has more pins and a wider word size

and are capable of housing different device types (e.g., EDO or SDRAM devices).

University of BRISTOL



Notes:	

Part 3: memory devices → memory modules (2)

► Concept:

• externally, the configuration of a module is described as something like


$$\Delta \times \Omega$$


(plus maybe some timing information) where

- ${}^\blacktriangleright$ Δ relates to capacity, usually measured in (large multiplies of) bytes, and ${}^\blacktriangleright$ Ω describes the width of words, measured in bits.
- internally, this implies some organisational choices: for example,
 - 1. usually $\Omega > \omega$ so the module is "filled" using multiple devices to form one **physical bank**, and
 - 2. depending on the module type, the devices are organised into one or more ranks.



Part 3: memory devices → memory modules (3)










Part 3: memory devices → memory modules (3)



© Daniel Page (csdsp@bristol.ac.uk)

Computer Architecture

University of BRISTOL

git # c144985a @ 2024-10-14


Part 3: memory devices → memory modules (3)

Example (a 4MB, 32-bit SIMM)

- ightharpoonup A 4MB imes 32, 4-device configuration:
 - Each device has a capacity of
 - 1Mbit $\cdot 8 \cdot 1 = 8$ Mbit = 1MB, arranged into 8-bit words.
 - Since there are 4 devices, the total capacity is $4 \cdot 1MB = 4MB$.
- ► The bank, which has a 32-bit data-path, is filled by merging the devices: address *x* refers to

$$x \mapsto \begin{cases} \text{ bits } & 7 \dots 0 & \text{ of MEM from device 0} \\ \text{ bits } & 15 \dots 8 & \text{ of MEM from device 1} \\ \text{ bits } & 23 \dots 16 & \text{ of MEM from device 2} \\ \text{ bits } & 31 \dots 24 & \text{ of MEM from device 3} \end{cases}$$

merging each 8-bit part into the word MEM.







Notes:
Notes:

Notes:

Conclusions

► Take away points:

- 1. The initial goal was an *n*-element memory of *w*-bit words; the final solution is motivated by divide-and-conquer, i.e.,
- 1.1 one or more channels, each backed by
- 1.2 one or more physical banks, each composed from
- 1.3 one or more devices, each composed from
- 1.4 one or more logical banks, of
- 1.5 one or more arrays, of
- 1.6 many cells
- 2. The major complication is a large range of increasingly detailed options:
 - lots of parameters mean lots of potential trade-offs (e.g., between size, speed and power consumption),
 need to take care of detail: there are so many cells, any minor change can have major consequences!
- 3. Even so, there is just one key concept: we have some cells, and however they are organised we just need to identify and use the right cells given some address.

© Daniel Page (csdsp@bristol.ac.uk) Computer Architecture	University of BRISTOL	git # c144985a @ 2024-10-14

Additional Reading

- ▶ Wikipedia: Computer Memory. URL: https://en.wikipedia.org/wiki/Category:Computer_memory.
- D. Page. "Chapter 8: Memory and storage". In: A Practical Introduction to Computer Architecture. 1st ed. Springer, 2009.
- A.S. Tanenbaum and T. Austin. "Section 3.3.5: Memory chips". In: Structured Computer Organisation. 6th ed. Prentice Hall, 2012.
- A.S. Tanenbaum and T. Austin. "Section 3.3.6: RAMs and ROMs". In: Structured Computer Organisation. 6th ed. Prentice Hall,
- W. Stallings. "Chapter 5: Internal memory". In: Computer Organisation and Architecture. 9th ed. Prentice Hall, 2013.

l	Notes:	
l		
l		
l		
l		
l		
l		
l		
l		
l		
l		
l		
l		
l		
l		
l		
l		
l		
١		
1		
1		
l		
l		
l		
l		
l		
l		
L		
Γ	Nelson]
	Notes:	

References

- [1] Wikipedia: Computer Memory. URL: https://en.wikipedia.org/wiki/Category:Computer_memory (see p. 67).
- D. Page. "Chapter 8: Memory and storage". In: A Practical Introduction to Computer Architecture. 1st ed. Springer, 2009 (see p. 67).
- [3] W. Stallings. "Chapter 5: Internal memory". In: Computer Organisation and Architecture. 9th ed. Prentice Hall, 2013 (see p. 67).
- [4] A.S. Tanenbaum and T. Austin. "Section 3.3.5: Memory chips". In: Structured Computer Organisation. 6th ed. Prentice Hall, 2012 (see p. 67).
- [5] A.S. Tanenbaum and T. Austin. "Section 3.3.6: RAMs and ROMs". In: Structured Computer Organisation. 6th ed. Prentice Hall, 2012 (see p. 67).

© Daniel Page (csdsp@bristol.ac.uk) Computer Architecture	University of BRISTOL	git#c144985a@2024-10-14

Notes:		