Computer Architecture

Daniel Page

Department of Computer Science, University Of Bristol, Merchant Venturers Building, Woodland Road, Bristol, BS8 1UB. UK. ⟨csdsp@bristol.ac.uk⟩

October 14, 2024

Keep in mind there are *two* PDFs available (of which this is the latter):

- 1. a PDF of examinable material used as lecture slides, and
- 2. a PDF of non-examinable, extra material:
 - the associated notes page may be pre-populated with extra, written explaination of material covered in lecture(s), plus
 - anything with a "grey'ed out" header/footer represents extra material which is useful and/or interesting but out of scope (and hence not covered).

ı	Notes:
	Notes:
	Notes:
	Notes:
	Notes:

Notes:

COMS10015 lecture: week #5

Definition

In contrast to a conventional programming language which are (typically) used to describe software, a **Hardware Description Language (HDL)** is used to describe (or model) hardware (e.g., digital logic).

► (Selected) examples:

- 1. Verilog
- 2. VHDL
- 3. MyHDL \supset Python
- 4. Chisel ⊃ Scala

:

© Daniel Page (csdsp@bristol.ac Computer Architecture



git # c144985a @ 2024-10-1-

COMS10015 lecture: week #5

Definition

In contrast to a conventional programming language which are (typically) used to describe software, a **Hardware Description Language (HDL)** is used to describe (or model) hardware (e.g., digital logic).

► (Selected) examples:

- 1. Verilog
- 2. VHDL
- 3. MyHDL \supset Python
- 4. Chisel ⊃ Scala

:

- ► Agenda: Verilog, or, more specifically,
 - 1. foundational concepts,
 - 2. low-level modelling,
 - 3. high-level modelling, and
 - 4. development concepts, e.g., testing and test stimuli.
- Caveat!
 - \sim 2.5 hours \Rightarrow introductory coverage of *core* language features and workflow.

Notes:
Notes:
Notes:

Notes:

Part 1: foundational concepts (1)

- ▶ Question: *why*?!
- ► Answer: HDLs (and EDA tools more generally) help to
 - 1. facilitate automation, e.g., with respect to
 - simulation,
 - verification, and
 - translation


of what is a more clearly machine-readable design,

2. address the challenge of scale, e.g., with respect to design size and complexity.



Part 1: foundational concepts (2)

- ▶ Question: *how*?!
- ► Answer: as part of a broader development workflow, such as



You can think of

synthesis \simeq compilation place and route \simeq linking

since

- the former translates from high- to low-level, in this case a HDL model to a gate-level netlist,
- the latter works out how to use the standard cell library (e.g., the type and location of gates).
- Verification steps rely on simulation of the model at different levels of detail.

Notes:		
Notes		
Notes:		

Part 1: foundational concepts (3)

► Analogy:

C

- A program is described using static function definitions.
- Each function has an interface (i.e., what it does and how it can be used) and a body (i.e., how it does it).
- The functions reference each other via calls; a function call implies an active, transient use.
- Values are stored in variables, on which computation is performed by functions.

Verilog

- ► A model is described using static module definitions.
- Each module has an interface (i.e., what it does and how it can be used) and a body (i.e., how it does it).
- The modules reference each other via instantiations; a module instantiation implies an active, permanent use.
- Values are carried by nets, on which computation is performed by modules.

but, beware:

- on one hand, the analogy is attractive if you have some C programming experience, but
- on the other hand, the analogy is unattractive (perhaps even *dangerous*) because it's *imperfect* in various ways.







git # c144985a @ 2024-10-1

Part 1: foundational concepts (4)

Example:









	Notes:
L	
	Notes:

Notes:			

Part 1: foundational concepts (5)

- **Example:** a model can be described in
 - 1. a high-level, behaviour-oriented style, or
 - 2. a low-level, implementation-oriented style, or
 - 3. a *hybrid* of the two

so, e.g.,

Option #1: switch-level Verilog

At the lowest-level, the model can be described using individual transistors. For example, the four transistor instances

```
pmos( t, VDD, b );
pmos( a, t, c );
nmos(a, VSS, c);
nmos(a, VSS, b);
```

replicate the previous circuit for a MOSFET-based NOR gate, meaning they continuously drive the wire a with the the result of evaluating $\neg (b \lor c)$.

```
University of BRISTOL
```

Part 1: foundational concepts (5)

- **Example:** a model can be described in
 - 1. a high-level, behaviour-oriented style, or
 - 2. a low-level, implementation-oriented style, or
 - 3. a *hybrid* of the two

so, e.g.,

Option #2: gate-level Verilog

Forces the model to be described at a a low-level, using only primitive logic gates (e.g., AND, OR, NOT). For example, the gate instantiation

```
nor t(a, b, c);
```

continuously drives the wire a with the the result of evaluating $\neg (b \lor c)$.

Notes:

Notes:	
Notes:	

Part 1: foundational concepts (5)

- **Example:** a model can be described in
 - 1. a high-level, behaviour-oriented style, or
 - 2. a low-level, implementation-oriented style, or
 - 3. a *hybrid* of the two

so, e.g.,

Option #3: Register Transfer Level (RTL) Verilog

Uses a syntax similar to C, but focuses on describing the model in terms of the data-flow between components rather than high-level statements. For example, the continuous assignment

assign
$$a = \sim (b \mid c)$$

continuously drives the wire a with the the result of evaluating $\neg(b \lor c)$.

© Daniel Page (csdsp@bristol.ac	
Computer Architecture	



git # c144985a @ 2024-10-1-

Part 1: foundational concepts (5)

- **Example**: a model can be described in
 - 1. a high-level, behaviour-oriented style, or
 - 2. a low-level, implementation-oriented style, or
 - 3. a hybrid of the two

so, e.g.,

Option #4: behavioural-level Verilog

Allows a high-level, C-style description of the model using assignments, loops and conditional statements. For example, the procedural assignment

$$a = \sim (b \mid c)$$

sets the register a equal to the result of evaluating $\neg(b \lor c)$.

Notes:	

Notes:			



Part 2: low-level modelling (1) Wires and values

- ► Concept: wires (resp. wire vectors)
 - are a form of **net** used to *communicate* values,
 - ▶ e.g.,

```
\Rightarrow an internal 1-bit wire w
wire w
• wire [ 3 : 0 ] x
                                \Rightarrow an internal 4-bit wire vector x
• input wire [ 3 : 0 ] y ⇒ an input 4-bit wire vector y
• output wire [ 3 : 0 ] z \Rightarrow an output 4-bit wire vector y
```



Part 2: low-level modelling (2) Wires and values

► Concept: values

- 1. support the concept of 3-state logic, e.g.,
 - $0 \Rightarrow 0$ (i.e., logical false)
 - 1 \Rightarrow 1 (i.e., logical true)
 - $X \Rightarrow \text{unknown (i.e., neither 1 or 0)}$
 - $Z \Rightarrow$ high impedance (i.e., disconnected)
- 2. can be written in binary, decimal, or hexadecimal, e.g.,
 - 2'b10 \Rightarrow a 2-bit binary literal, with value $10_{(2)}$, $2_{(10)}$, or $2_{(16)}$
 - 8'd17 \Rightarrow a 8-bit decimal literal, with value $00010001_{(2)}$, $17_{(10)}$, or $11_{(16)}$


 - 4'hF \Rightarrow a 4-bit hexadecimal literal, with value $1111_{(2)}$, $15_{(10)}$, or $F_{(16)}$
- 3. can include 3-state values on a per-bit basis, e.g.,
 - 1'bX \Rightarrow a 1-bit binary literal; the bit is unknown
 - 4'b10XZ \Rightarrow a 4-bit binary literal; the bits are high impedance, unknown, 0, and 1

Notes:		
Notes:		



Part 2: low-level modelling (3) Wires and values

► Analogy:



but, beware:


- a wire (resp. wire vector) cannot retain state (e.g., doesn't behave like a C variable),
- we need to *drive* a value on it.



Part 2: low-level modelling (4) Wires and values

Concept: subscript operator.

 \triangleright consider a case where x = 8'b11110000, and



- we have that
 - x[7], x[6], x[5] and x[4] are all 1-bit wires with value 1'b1,
 - \times x[3], x[2], x[1] and x[0], are all 1-bit wires with value 1'b0,
 - x[7:4] is a 4-bit wire vector with value 4'b1111, and
 - x[3:0] is a 4-bit wire vector with value 4'b0000.

Notes:		


Notes:		



Part 2: low-level modelling (5) Wires and values

Concept: concatenate operator.

ightharpoonup consider a case where x = 2'b10, y = 1'b1, and z = 1'b0, and



- we have that


 - { x, y, z } is a 4-bit wire vector with value 4 'b1010,
 r[3] is a 1-bit wire with value 1 'b1 (matching x[1]),
 - r[2] is a 1-bit wire with value 1'b0 (matching x[0]),
 - r[1] is a 1-bit wire with value 1'b1 (matching y), and r[0] is a 1-bit wire with value 1'b0 (matching z).



Part 2: low-level modelling (6) Wires and values

Concept: replicate operator.

ightharpoonup consider a case where x = 1'b1, and



- we have that
 - ► { 4{ x } } is a 4-bit wire vector with value 4'b1111,
 - r[3] is a 1-bit wire with value 1'b1,

 - r[2] is a 1-bit wire with value 1'b1,
 r[1] is a 1-bit wire with value 1'b1,
 r[1] is a 1-bit wire with value 1'b1, and
 - r[0] is a 1-bit wire with value 1'b1.

Notes:	

Notes:	

Part 2: low-level modelling (7) Modules

► Concept: module **definition**

- ▶ are a passive (or static) *description* of a component,

```
Listing (Verilog)
                                                        Listing (Verilog)
1 module mux2_1bit( output wire r,
                                                        1 module mux2_1bit( r, c, x, y );
                   input wire c,
                                                           output wire r;
                  input wire y );
                                                           input wire c;
                                                           input wire x;
                                                           input wire y;
8 endmodule
                                                        10 endmodule
```

noting the two forms are equivalent.

```
University of BRISTOL
```

Part 2: low-level modelling (8) Modules


► Concept: module instantiation

- are an active (or dynamic) use of a component,
- ▶ e.g.,

University of BRISTOL

where we've

- created an instance of the mux2_1bit module identified by t, and
 connected the internal ports r, c, x and y to the external wires s, k, p and q



Notes:		

Part 2: low-level modelling (9) Modules

► Analogy:

С	Verilog
 A caller function invokes (or calls) a callee function. 1 shared copy of a callee function is used by n invocations. Each invocation excutes in sequence, and discontinuously. 	 A instanciator module instanciates a instantiatee module. n separate copies of a instantiatee module are produced by n instanciations. Each instance operates in parallel, and continuously.

© Daniel Page (csdsp@bristol.ac.uk)		
Computer Architecture	S BRISTOL	git # c144985

Part 2: low-level modelling (10) Module implementation using gate-level Verilog

► Concept: gate-level module implementation

- describes module behaviour via
 - 1. primitive (or built-in) modules, and/or
- 2. other user-defined modules,
- ▶ e.g.,

```
buf t0( r, x ); \mapsto r = x
not t1( r, x ); \mapsto r = \neg x
nand t2( r, x, y ); \mapsto r = x \wedge y
nor t3( r, x, y ); \mapsto r = x \wedge y
or t5( r, x, y ); \mapsto r = x \wedge y
xor t6( r, x, y ); \mapsto r = x \oplus y
out varients such as
```

noting that multi-input varients such as

xor t8(r, w, x, y);
$$\mapsto$$
 $r = w \oplus x \oplus y$
xor t9(r, w, x, y, z); \mapsto $r = w \oplus x \oplus y \oplus z$

are automatically available.

Notes:	
Notes:	



Part 2: low-level modelling (11) Module implementation using gate-level Verilog

► Concept: User-Defined Primitives (UDPs)

- describe module behaviour via a truth table,
- doing so assumes it models a Boolean function of the form

$$f: \{0,1\}^n \to \{0,1\}$$


▶ e.g.,


Listing (Verilog)	Truth table
<pre>1 primitive mux2_lbit(output r, 2</pre>	$\begin{array}{c ccccc} c & x & y & r \\ \hline 0 & 0 & ? & 0 \\ 0 & 1 & ? & 1 \\ 1 & ? & 0 & 0 \\ 1 & ? & 1 & 1 \\ \end{array}$
11 12 endprimitive	

which can then be used per a user-defined module.

Part 2: low-level modelling (12) Module implementation using gate-level Verilog

Example:





© Daniel Page (csdsp@bristol.ac.uk) Computer Architecture



Notes:

•	In terms the UDP, there can be as many inputs as you like, there can be one output (which is first in the port list); both inputs and
	outputs must be 1-bit wires (i.e. wire vectors are not allowed)

•	The ? symbol denotes don't	care, meaning the first line can be rea	d as "when c and x are both 0 and	y is any value, set r to 0
---	----------------------------	---	-----------------------------------	----------------------------

Notes:		

Part 2: low-level modelling (13) Module implementation using gate-level Verilog

Example:

```
Listing (Verilog)

1 module mux2_1bit( output wire r, input wire c, input wire c, input wire x, input wire y);

5 wire w0, w1, w2;

7 8 not t0(w0, c);

9 10 and t1(w1, x, w0);
11 and t2(w2, y, c);
12 13 or t3(r, w1, w2);
14 15 endmodule
```

```
© Daniel Page (exalgebristol.ac.u)

Computer Architecture


© Daniel Page (exalgebristol.ac.u)

Example Page (exalgebristol.ac.u)
```

Part 2: low-level modelling (14) Module implementation using gate-level Verilog

Example:

Circuit (2-input, 4-bit multiplexer)



Notes:	



Part 2: low-level modelling (15) Module implementation using gate-level Verilog

Example:

```
Listing (Verilog)

1 module mux4_lbit( output wire r, input wire c0, input wire c1, input wire c1, input wire c1, input wire w, input wire x, input wire x, input wire y, input wire z);

8

9 wire w0, w1;

10

11 mux2_lbit t0( w0, c0, w, x );

mux2_lbit t1( w1, c0, y, z );

13 mux2_lbit t2( r, c1, w0, w1 );

14

15 endmodule
```

Part 2: low-level modelling (16) Module implementation using RTL-level Verilog

► Concept: Register Transfer Level (RTL) module implementation

- describes module behaviour via
 - 1. a set of continuous assignments, plus
 - 2. any additional gate-level description
- ▶ e.g.,

assign
$$r = (x \mid y) \& z;$$
 \mapsto or $t0(w, x, y);$ and $t1(r, w, z);$ \mapsto $x \rightarrow y \rightarrow t0$

- ▶ the LHS *must* be a wire or wire vector, whereas
- the RHS can contain many C-style operators
 - **arithmetic operators**, e.g., +, -, and *,
 - ▶ logical operators, e.g., <<, >>, ~, &, |, and ^,
 - **comparison operators**, e.g., ==, >, and <.

involving wires or wire vectors as operands.

but, beware:

- it's tempting to think of this as analogous to a C assignment,
- this is dangerous, because the RTL version is *continuous*.

Notes:	

Notes:		

Part 2: low-level modelling (17) Module implementation using RTL-level Verilog

- **Concept:** reduction operator.
 - consider a case where wire [3 : 0] x, wire [3 : 0] y, and wire c,
 - we have that

$$^{x} \mapsto ((x[3] ^{x}[2]) ^{x}[1]) ^{x}[0]$$

so is analagous to reduce (or foldr) in Haskell.


© Daniel Page (csdsp@bristol.ac.uk) Computer Architecture	University of BRISTOL

Part 2: low-level modelling (18) Module implementation using RTL-level Verilog

- **Concept: ternary operator.**
 - consider a case where wire [3 : 0] x, wire [3 : 0] y, and wire c,
 - we have that

$$c ? y : x \mapsto \begin{cases} x & \text{if } c = 0 \\ y & \text{if } c = 1 \end{cases}$$

so is analagous to a 2-input multiplexer.



Notes:	



Part 2: low-level modelling (19) Module implementation using RTL-level Verilog

Example:

```
Listing (Verilog)
                                                      Listing (Verilog)
 1 module fa( output wire co,
                                                        module fa( output wire co,
           output wire s,
                                                                  output wire s,
           input wire ci,
                                                                  input wire ci,
            input wire x,
                                                                  input wire x,
            input wire y );
                                                                  input wire y );
   wire w0, w1, w2;
                                                          wire [ 1 : 0 ] t;
   xor t0( w0, x, y );
                                                          assign t = ci + x + y;
   and t1( w1, x, y );
                                                          assign s = t[ 0 ];
   xor t2( s, w0, ci );
                                                          assign co = t[ 1 ];
   and t3( w2, w0, ci );
                                                      14 endmodule
    or t4( co, w1, w2 );
17 endmodule
```

Part 2: low-level modelling (19) Module implementation using RTL-level Verilog

Example:

```
Listing (Verilog)
                                                           Listing (Verilog)
 1 module fa( output wire co,
                                                             module fa( output wire co,
             output wire s,
                                                                        output wire s,
                                                                       input wire ci,
             input wire ci,
             input wire x,
                                                                        input wire x,
             input wire y );
                                                                       input wire y );
    wire w0, w1, w2;
                                                               assign { co, s } = ci + x + y;
    xor t0( w0, x, y );
                                                           9 endmodule
    and t1( w1, x, y );
   xor t2( s, w0, ci );
and t3( w2, w0, ci );
     or t4( co, w1, w2 );
17\ \mathtt{endmodule}
```

Notes:			
	Notes:		

Notes:	



Part 2: low-level modelling (20) Module implementation using RTL-level Verilog

Example:

```
Listing (Verilog)
                                                      Listing (Verilog)
 1 module mux2_1bit( output wire r,
                                                        module mux2_1bit( output wire r,
                  input wire c,
                                                                         input wire c,
                  input wire x,
                                                                         input wire x,
                  input wire y );
                                                                         input wire y );
   wire w0, w1, w2;
                                                          assign r = c ? y : x;
   not t0( w0, c );
                                                       8 endmodule
   and t1( w1, x, w0 );
   and t2( w2, y, c );
  or t3( r, w1, w2);
15 endmodule
```

```
© Daniel Page (<u>subprinted_actu</u>)

Computer Architecture

© University of
BRISTOL git # c144985a @ 2024-10-14
```

Part 2: low-level modelling (21) Module implementation using RTL-level Verilog

Example:

```
Listing (Verilog)
                                                           Listing (Verilog)
                                                             module mux2_4bit( output wire [ 3 : 0 ] r,
 | module mux2_4bit( output wire [ 3 : 0 ] r,
                                                                                                  с,
                   input wire
                                                                               input wire
                                                                               input wire [ 3 : 0 ] x,
                   input wire [ 3 : 0 ] x,
                   input wire [ 3 : 0 ] y );
                                                                               input wire [ 3 : 0 ] y );
   mux2_1bit t0(r[0], c, x[0], y[0]);
                                                               assign r = c ? y : x;
   mux2_1bit t1( r[ 1 ], c, x[ 1 ], y[ 1 ] );
   mux2_1bit t2( r[ 2 ], c, x[ 2 ], y[ 2 ] );
mux2_1bit t3( r[ 3 ], c, x[ 3 ], y[ 3 ] );
                                                           8 endmodule
11 endmodule
```

University of BRISTOL

Notes:		

Notes:		

Part 2: low-level modelling (22) Module implementation using RTL-level Verilog

Example:

```
Listing (Verilog)
                                                      Listing (Verilog)
 1 module mux4_1bit( output wire r,
                                                        module mux4_1bit( output wire r,
                  input wire c0,
                                                                        input wire c0,
                                                                        input wire c1,
                  input wire c1,
                  input wire w,
                                                                        input wire w,
                  input wire x,
                                                                        input wire x,
                  input wire y,
                                                                        input wire y,
                  input wire z );
                                                                        input wire z );
    wire w0, w1, w2, w3, w4, w5;
                                                         assign r = c1 ? (c0 ? z : y) :
                                                                        (c0?x:w);
    not t0( w0, c0 );
   not t1( w1, c1 );
                                                     12 endmodule
    and t2( w2, w0, w1, w );
   and t3( w3, c0, w1, x );
   and t4( w4, w0, c1, y );
   and t5( w5, c0, c1, z );
   or t6( r, w2, w3, w4, w5);
21 endmodule
```

```
© Daniel Page (<u>subplicitation</u>)

Computer Architecture

Ele University of
BRISTOL git # c144985a @ 2024-10-14
```

Part 3: high-level modelling (1) Registers

- ► Concept: registers (resp. register vectors)
 - ▶ are a form of **net** used to *store* values (i.e., retain state),
 - ▶ e.g.,
 - reg w ⇒ an internal 1-bit register w
 - reg [3 : 0] $x \Rightarrow$ an internal 4-bit register vector x

but, beware: registers feel analogous to C-style variables, but care is required re. use.


University of BRISTOL

Notes:		
140463		

Notes:			

Part 3: high-level modelling (2)

► Concept: module interfacing rules



which are *somewhat* intuitive when read as

```
input port : { externally can be a wire or reg internally must be a wire 
output port : { internally can be a wire or reg externally must be a wire
```

i.e., we must be pessimistic when crossing the module boundary.



Part 3: high-level modelling (3) Module implementation using behavioural-level Verilog

► Concept: behavioural-level module implementation

- describes module behaviour via
 - (at least partly) using processes,
 - each process is formed from blocks of statements,
 - each process is "executed" in parallel with the others once **triggered**.
- ▶ e.g.,





shows the two process types

- initial \Rightarrow triggered only *once* (when the module is first powered-on)
- always \Rightarrow triggered in a *loop* (as long as the module is powered-on)

noting the right-hand case is problematic as is ...





Notes:

•	There is an extra port type in this diagram: an inout port models bi-directional (i.e., input and output) rather than uni-directional (i.e.
	input or output) communication.

Notes:

- There is an implicit dependence on time and therefore state: if statements are executed as steps in sequence, we need to "remember" values between steps.
- A statement (or block) cannot exist outside a process, and a process cannot exist outside a module; this would be analogous to writing an
 if statement outside any function in C for example.
- We can still mix styles, so it is okay to describe the behaviour of a module partly in RTL and partly as a behavioural process for example.
- Each behavioural process (or block) is composed *only* of behavioural statements: you can't place other things in them, with examples including module instanciations (in an attempt to "call" a module like C function).

Part 3: high-level modelling (3) Module implementation using behavioural-level Verilog

- ► Concept: behavioural-level module implementation
 - describes module behaviour via
 - (at least partly) using processes,
 - each process is formed from blocks of statements,
 - each process is "executed" in parallel with the others once **triggered**.
 - e.g.,

```
Listing (Verilog)

Listing (Verilog)

Listing (Verilog)

1 always @ ( x ) begin
2 ...
3 end

Listing (Verilog)

1 always @ ( posedge x ) begin
2 ...
3 end

Listing (Verilog)

1 always @ ( negedge x ) begin
2 ...
3 end
```

shows processes that are triggered via a **sensitivity list**:

- @(x) \Rightarrow triggers when x changes
- \mathbb{Q} (posedge x) \Rightarrow triggers when x changes from 0 to 1 (a positive edge)
- $\mathbb{Q}(\text{negedge } \mathbf{x}) \Rightarrow \text{triggers when } \mathbf{x} \text{ changes from } 1 \text{ to } 0 \text{ (a negative edge)}$

Part 3: high-level modelling (4) Module implementation using behavioural-level Verilog

► Concept: procedural assignment, e.g.,

```
Listing (Verilog)

1 module foo( input wire clk );
2
3 reg x, y;
4
5 always @ ( posedge clk ) begin
6 x = 1'b0;
7 y = 1'b1;
8 end
9
10 endmodule
```

which differ from a continuous assignment: they

- 1. must use a reigster as the LHS (versus a wire), and
- 2. the LHS is assigned to whatever the RHS evaluates to when the statement executes (versus whenever the RHS changes).





Notes:

- There is an implicit dependence on time and therefore state: if statements are executed as steps in sequence, we need to "remember" values between steps
- A statement (or block) cannot exist outside a process, and a process cannot exist outside a module; this would be analogous to writing an
 if statement outside any function in C for example.
- We can still mix styles, so it is okay to describe the behaviour of a module partly in RTL and partly as a behavioural process for example.
- Each behavioural process (or block) is composed *only* of behavioural statements: you can't place other things in them, with examples including module instanciations (in an attempt to "call" a module like C function).

Notes:		

Part 3: high-level modelling (4) Module implementation using behavioural-level Verilog

► Concept: procedural assignment, e.g.,

```
Listing (Verilog)

1 module foo( input wire clk );
2
3 reg x, y;
4
5 always @ ( posedge clk ) begin
6 x = 1'b0;
7 y = 1'b1;
8 end
9
10 endmodule
```

which can introduce modelled **delay**:

a regular delay, e.g.,

$$#10 x = 0;$$

means that, relative to the previous statement, this one will execute 10 time units later, whereas

an intra-assignment delay, e.g.,

$$x = #10 0;$$

means that the RHS is evaluated straight away, but only assigned to the LHS after 10 time units.

© Daniel Page (csdsp@bristol.ac.uk)

Computer Architecture

University of BRISTOL

git # c144985a @ 2024-10-14

Part 3: high-level modelling (4) Module implementation using behavioural-level Verilog

► Concept: procedural assignment, e.g.,

```
Listing (Verilog)

1 module foo( input wire clk );
2
3 reg x, y;
4
5 always @ ( posedge clk ) begin
6 x = 1'b0;
7 y = 1'b1;
8 end
9
10 endmodule
```

which come in **blocking** or **non-blocking** variants:

if we write

$$x = 0; y = 1;$$

then the assignment to y is blocked until the assignment to x is executed, whereas

▶ if we write

$$x <= 0; y <= 1;$$

then the assignments to x and y are executed in parallel.

© Daniel Page (
Compu	ter Architecture

University of BRISTOL

c144985a	2024	10-14	

	Notes:
_	

Notes:			

Part 3: high-level modelling (5) Module implementation using behavioural-level Verilog

► Concept: conditional statements, e.g.,

```
Listing (Verilog)
Listing (Verilog)
 module bar( input wire clk );
                                                         module baz( input wire clk );
   reg x, y;
                                                           reg x, y;
   always @ ( posedge clk ) begin
                                                           always @ ( posedge clk ) begin
    if( x == 1'b0 ) begin
                                                            case(x)
                                                                 1'b0 : y = 1'b1;
      y = 1'b1;
     end else begin
                                                                 1'b1 : y = 1'b0;
      y = 1'b0;
                                                              default : y = 1'b0;
                                                             endcase
     end
   end
                                                           end
13 endmodule
                                                       13 endmodule
```

noting that

- it starts to be attractive to leave out the begin and end keywords for single line blocks; this is equivalent to the same rule with "curly braces" in C,
- we need to take care with unknown or high impedance values; if x doesn't equal 0 or 1 you may get unexpected behaviour.

```
© Daniel Page (cotspicional accus)

Computer Architecture


© University of BRISTOL git # c144985a @ 2024-10-14
```


Part 3: high-level modelling (6)


Module implementation using behavioural-level Verilog

Example:

```
Listing (Verilog)
 module dff( input wire en,
            input wire D,
            output wire Q );
   wire w0, w1, w2, w3, w4, w5, w6, w7;
   not t0( w0,
                 en );
   and t1( w1, w0, en );
   buf t2( w2, D
   not t3( w3, D );
   and t4( w4, w2, w1 );
   and t5( w5, w3, w1 );
   nor t6( w6, w4, w7 );
   nor t7( w7, w5, w6 );
   buf t8( Q, w7 );
22 endmodule
```









Part 3: high-level modelling (6) Module implementation using behavioural-level Verilog

Example:

```
Circuit
Listing (Verilog)
 1 module dff( input wire en,
             input wire D,
             output wire Q );
                                                               t0>+ t1
   reg t;
   assign Q = t;
   always @ ( posedge en ) begin
     t = D;
   end
14 endmodule
```

University of BRISTOL

Part 3: high-level modelling (7) Module implementation using behavioural-level Verilog

Example:

```
Algorithm
                                                             Listing (Verilog)
                  X_i = 0
                                                               module fsm( input wire clk,
                                         X_i = 0
                                                                            output wire r,
                              X_i = 1
                                                                            input wire X );
                                                                 reg Q;
                                          S_{odd}
       start
                   S_{even}
                                                                 assign r = (Q == 1'b0);
                             X_i = 1
                                                                 initial begin
                                                                   Q = 1'b0;
                                                                 end
                                                                 always @ ( posedge clk ) begin
                                                                  case( { Q, X } )
{ 1'b0, 1'b0 } : Q = 1'b1;
{ 1'b0, 1'b1 } : Q = 1'b0;
                                                                     { 1'b1, 1'b0 } : Q = 1'b0;
                                                                     { 1'b1, 1'b1 } : Q = 1'b1;
```




Not	tes:			
1				
1				



endcase end 23 endmodule

Part 4: development concepts (1)


► Concept: test stimulus (or test harness).






Part 4: development concepts (1) Testing

► Concept: test stimulus (or test harness).








Part 4: development concepts (1)

► Concept: test stimulus (or test harness).






git # c144985a @ 2024-10-14


Part 4: development concepts (1) Testing

► Concept: test stimulus (or test harness).




University of BRISTOL

Notes:	



Part 4: development concepts (1)

► Concept: test stimulus (or test harness)



noting that X_test

- is termed a (or the) **top-level module** in the sense it has no inputs or outputs,
- can interact with the simuation environment is via system tasks and system functions, e.g.,
 - \$random ⇒ generates random value(s)
 - \$display ⇒ displays value(s) synchronously
 - \$monitor ⇒ displays value(s) asynchronously
 - \$stop ⇒ halt current simulation
 - \$finish ⇒ terminate current simulation
- will apply some form of test strategy to the instance of X.

```
© Daniel Page (colspibristed. ac.u.)

Computer Architecture

University of

Giff University of


git # c144985a @ 2024-10-14
```

Part 4: development concepts (2) Testing

Example:

```
Listing (Verilog)
 module fa_test();
    wire t_co,
                   t_s;
    reg t_ci; t_x, t_y;
    fa t( .co( t_c0 ), .s( t_s ), .ci( t_c0 ), .x( t_x ), .y( t_y ));
     #10 t_ci = 1'b0; t_x = 1'b0; t_y = 1'b0;
     #10 $display( "co=%b s=%b ci=%b x=%b y=%b", t_co, t_s, t_ci, t_x, t_y );
     #10 t_ci = 1'b0; t_x = 1'b0; t_y = 1'b1;
     #10 $display( "co=%b s=%b ci=%b x=%b y=%b", t_co, t_s, t_ci, t_x, t_y );
     #10 t_ci = 1'b0; t_x = 1'b1; t_y = 1'b0;
     #10 $display( "co=%b s=%b ci=%b x=%b y=%b", t_co, t_s, t_ci, t_x, t_y );
      #10 t_ci = 1'b0; t_x = 1'b1; t_y = 1'b1;
      #10 $display( "co=%b s=%b ci=%b x=%b y=%b", t_co, t_s, t_ci, t_x, t_y );
      #10 $finish;
19
    end
21 endmodule
```

University of BRISTOL



Part 4: development concepts (3)

Example:

```
Listing (Verilog)
 1 module fa_test();
    wire t_co,
                   t_s;
    reg t_ci; t_x, t_y;
    fa t( .co( t_co ), .s( t_s ), .ci( t_ci ), .x( t_x ), .y( t_y ) );
    initial begin
          $monitor( "co=%b s=%b ci=%b x=%b y=%b", t_co, t_s, t_ci, t_x, t_y );
          $monitoron;
13
     #10 t_ci = 1'b0; t_x = 1'b0; t_y = 1'b0;
      #10 t_ci = 1'b0; t_x = 1'b0; t_y = 1'b1;
      #10 t_ci = 1'b0; t_x = 1'b1; t_y = 1'b0;
      #10 t_ci = 1'b0; t_x = 1'b1; t_y = 1'b1;
      #10 $monitoroff;
          $finish;
20
    end
22 endmodule
```

```
© Daniel Page (colspituristol.actu )

Computer Architecture

Structure

University of
BRISTOL git # c144985a @ 2024-10-14
```

Part 4: development concepts (4) "Quality-of-life" features

▶ Concept: a "better" model ~ greater generalisation, maintainability, etc.

- 1. We can use a **pre-processor** to
 - define symbolic names for literals, e.g.,

`define TRUE 1

thei


is the same as

use those symbolic names e.g.,

assign
$$r = x ^ TRUE;$$

2. We can use **named ports** to avoid misconnections, e.g.,

- 3. We can **parametrise** modules:
 - their interface and behaviour is be specified by a *single* fragment of source code,
 - each instance can be altered to suit the context it is used in.
- 4. We can **generate** "regular" fragments of source code (cf. meta-programming, versus "copy and paste").







Part 4: development concepts (5) "Quality-of-life" features: pre-processor

Example:

```
© Daniel Page (csdsp@bristol.ac.uk)

Computer Architecture
```

University of BRISTOL

git # c144985a @ 2024-10-1

Part 4: development concepts (6) "Quality-of-life" features: pre-processor

Example:

```
Listing (Verilog)

1 module mux2_1bit( output wire r, input wire c, input wire x, input wire y);

5 ifdef GATES
7 wire w0, w1, w2;
8 not t0(w0, c);
10 and t1(w1, x, w0);
12 and t2(w2, y, c);
13 to r t3(r, w1, w2);
15 else assign r = c? y: x;
17 endif
18 19 endmodule
```

Notes:	

Notes:	

Part 4: development concepts (7) "Quality-of-life" features: parameterisation

Example:

```
Listing (Verilog)
                                                       Listing (Verilog)
module mux2_nbit( r, c, x, y );
                                                        module mux2_4bit( output wire [ 3 : 0 ] r,
                                                                         input wire
                                                                                              с,
                                                                         input wire [ 3 : 0 ] x,
   parameter N = 1;
                                                                          input wire [ 3 : 0 ] y );
   output wire [ N - 1 : 0 ] r;
                                                          mux2_nbit t( r, c, x, y );
   input wire
   input wire [ N - 1 : 0 ] x;
   input wire [ N - 1 : 0 ] y;
                                                          defparam t.N = 4;
  assign r = c ? y : x;
                                                      10 endmodule
12 endmodule
                                                      12 module mux2_8bit( output wire [ 7 : 0 ] r,
                                                                          input wire
                                                                                             с,
                                                                          input wire [ 7 : 0 ] x,
                                                                         input wire [ 7 : 0 ] y );
                                                          mux2_nbit t( r, c, x, y );
                                                          defparam t.N = 8;
                                                      21 endmodule
```

```
© Daniel Page (coloristol.ac.u.)

Computer Architecture

University of
BRISTOL git # c144985a @ 2024-10-14
```

Part 4: development concepts (8)

"Quality-of-life" features: generation

Example:

```
Listing (Verilog)
                                                           Listing (Verilog)
 | module mux2_4bit( output wire [ 3 : 0 ] r,
                                                             module mux2_4bit( output wire [ 3 : 0 ] r,
                   input wire
                                                                               input wire
                                                                                                 с,
                                                                               input wire [ 3 : 0 ] x,
                   input wire [ 3 : 0 ] x,
                   input wire [ 3 : 0 ] y );
                                                                                input wire [ 3 : 0 ] y );
                                                               genvar i;
   mux2_1bit t0(r[0], c, x[0], y[0]);
   mux2_1bit t1( r[ 1 ], c, x[ 1 ], y[ 1 ] );
                                                               generate
   mux2_1bit t2( r[ 2 ], c, x[ 2 ], y[ 2 ] );
mux2_1bit t3( r[ 3 ], c, x[ 3 ], y[ 3 ] );
                                                                 for( i = 0; i < 4; i = i + 1 ) begin:id</pre>
                                                                  mux2_1bit t( r[ i ], c, x[ i ], y[ i ] );
                                                           10
                                                                 end
11 endmodule
                                                               endgenerate
                                                           13 endmodule
```

Notes:		

Notes:		

Conclusions

- ► Take away points:
 - 1. In essence, a HDL model is just machine-readable short-hand for a design you could develop and reason about on paper.
 - 2. It's important to remember that, despite appearances,

HDL modelling ≠ software development,

i.e., you still have to understand the fundamentals and "think in hardware".

- 3. Even within this unit, HDLs offer various useful properties, e.g.,
 - adopt a more accurate experimental approach to design,
 - deal with designs of a larger scale,
 - interface with other concepts (e.g., verification),
 - **•** .

so some up-front, invested effort *could* pay off ...





git # c144985a @ 2024-10-14

Conclusions

Example: Field Programmable Gate Arrays (FPGAs).



basic idea is that the hardware fabric is reconfigurable, so, in a sense,


hardware hybrid software (e.g., ASIC) (e.g., FPGA) (e.g., micro-processor)

and therefore offers a trade-off:

efficiency \simeq hardware flexibility \simeq software


© Daniel Page (csdsp@bristol.ac. Computer Architecture University of BRISTOL

44985a		1.10	-14



Conclusions

Example: Field Programmable Gate Arrays (FPGAs).



basic idea is that the hardware fabric is reconfigurable, so, in a sense,

hardware hybrid software (e.g., ASIC) (e.g., FPGA) (e.g., micro-processor)

▶ and therefore offers a trade-off:

efficiency \simeq hardware flexibility \simeq software






git # c144985a @ 2024-10-14

Conclusions

Example: Field Programmable Gate Arrays (FPGAs).



basic idea is that the hardware fabric is reconfigurable, so, in a sense,

hardware hybrid software (e.g., ASIC) (e.g., FPGA) (e.g., micro-processor)

and therefore offers a trade-off:

efficiency \simeq hardware flexibility \simeq software









Notes:			

Additional Reading

- Wikipedia: Hardware Description Language (HDL). url: https://en.wikipedia.org/wiki/Hardware_description_language.
- ▶ Wikipedia: Verilog. url: https://en.wikipedia.org/wiki/Verilog.
- S. Palnitkar. Verilog HDL: A Guide in Digital Design and Synthesis. 2nd ed. Prentice Hall, 2003.
- D. Page. "Chapter 3: Hardware design using Verilog". In: A Practical Introduction to Computer Architecture. 1st ed. Springer, 2009.

© Daniel Page (csdsp@bristol.ac.uk		
Computer Architecture		



git # c144985a @ 2024-10-14

References

- [1] Wikipedia: Hardware Description Language (HDL). URL: https://en.wikipedia.org/wiki/Hardware_description_language (see p. 125).
- [2] Wikipedia: Verilog. url: https://en.wikipedia.org/wiki/Verilog (see p. 125).
- [3] D. Page. "Chapter 3: Hardware design using Verilog". In: A Practical Introduction to Computer Architecture. 1st ed. Springer, 2009 (see p. 125).
- [4] S. Palnitkar. Verilog HDL: A Guide in Digital Design and Synthesis. 2nd ed. Prentice Hall, 2003 (see p. 125).

Notes:	
Notes:	
Notes.	