#### Definition

In contrast to a conventional programming language which are (typically) used to describe software, a Hardware Description Language (HDL) is used to describe (or model) hardware (e.g., digital logic).

- (Selected) examples:
  - Verilog
  - VHDI.
  - 3.  $MyHDL \supset$ Python
  - 4. Chisel ⊃ Scala

#### Definition

In contrast to a conventional programming language which are (typically) used to describe software, a **Hardware Description Language (HDL)** is used to describe (or model) hardware (e.g., digital logic).

- (Selected) examples:
  - 1. Verilog
  - 2. VHDL
  - 3. MyHDL  $\supset$  Python
  - 4. Chisel ⊃ Scala

:


- Agenda: Verilog, or, more specifically,
  - 1. foundational concepts,
  - 2. low-level modelling,
  - 3. high-level modelling, and
  - 4. development concepts, e.g., testing and test stimuli.
- Caveat!
  - $\sim$  2.5 hours  $\Rightarrow$  introductory coverage of *core* language features and workflow.

- ▶ Question: *why*?!
- ► Answer: HDLs (and EDA tools more generally) help to
  - 1. facilitate automation, e.g., with respect to
    - simulation,
    - verification, and
    - translation

of what is a more clearly machine-readable design,

2. address the challenge of scale, e.g., with respect to design size and complexity.

- ▶ Question: how?!
- ▶ Answer: as part of a broader development workflow, such as



You can think of

synthesis  $\simeq$  compilation place and route  $\simeq$  linking

#### since

- the former translates from high- to low-level, in this case a HDL model to a gate-level netlist,
- the latter works out how to use the standard cell library (e.g., the type and location of gates).
- Verification steps rely on simulation of the model at different levels of detail.

#### Analogy:

# C Verilog

- A program is described using static function definitions.
- Each function has an interface (i.e., what it does and how it can be used) and a body (i.e., how it does it).
- The functions reference each other via calls; a function call implies an active, transient use.
- Values are stored in variables, on which computation is performed by functions.

- A model is described using static module definitions.
- Each module has an interface (i.e., what it does and how it can be used) and a body (i.e., how it does it).
- The modules reference each other via instantiations; a module instantiation implies an active, permanent use.
- Values are carried by nets, on which computation is performed by modules.

#### but, beware:

- on one hand, the analogy is attractive if you have some C programming experience, but
- on the other hand, the analogy is unattractive (perhaps even *dangerous*) because it's *imperfect* in various ways.


#### Example:

```
module fa( output wire co, output wire s, input wire ci, input wire input wire x, input wire x, input wire y);

wire w0, w1, w2;

xor t0( w0, x, y);
and t1( w1, x, y);

xor t2( s, w0, ci );
and t3( w2, w0, ci );
or t4( co, w1, w2 );
endmodule
```



- Example: a model can be described in
  - 1. a high-level, behaviour-oriented style, or
  - 2. a low-level, implementation-oriented style, or
  - 3. a hybrid of the two

so, e.g.,

#### Option #1: switch-level Verilog

At the lowest-level, the model can be described using individual transistors. For example, the four transistor instances

```
pmos( t, VDD, b );
pmos( a, t, c );
nmos( a, VSS, c );
nmos( a, VSS, b );
```

replicate the previous circuit for a MOSFET-based NOR gate, meaning they continuously drive the wire a with the the result of evaluating  $\neg(b \lor c)$ .

- Example: a model can be described in
  - 1. a high-level, behaviour-oriented style, or
  - 2. a low-level, implementation-oriented style, or
  - 3. a hybrid of the two

so, e.g.,

#### Option #2: gate-level Verilog

Forces the model to be described at a a low-level, using only primitive logic gates (e.g., AND, OR, NOT). For example, the gate instantiation

continuously drives the wire a with the the result of evaluating  $\neg (b \lor c).$ 

- Example: a model can be described in
  - 1. a high-level, behaviour-oriented style, or
  - 2. a low-level, implementation-oriented style, or
  - 3. a hybrid of the two

so, e.g.,

### Option #3: Register Transfer Level (RTL) Verilog

Uses a syntax similar to C, but focuses on describing the model in terms of the data-flow between components rather than high-level statements. For example, the continuous assignment

assign 
$$a = \sim (b \mid c)$$

continuously drives the wire a with the the result of evaluating  $\neg (b \lor c).$ 

- Example: a model can be described in
  - 1. a high-level, behaviour-oriented style, or
  - 2. a low-level, implementation-oriented style, or
- 3. a hybrid of the two

so, e.g.,

# Option #4: behavioural-level Verilog

Allows a high-level, C-style description of the model using assignments, loops and conditional statements. For example, the procedural assignment

$$a = \sim (b \mid c)$$

sets the register a equal to the result of evaluating  $\neg (b \vee c).$ 

# Part 2: low-level modelling (1) Wires and values

- Concept: wires (resp. wire vectors)
  - are a form of **net** used to communicate values,
  - ▶ e.g.,

```
wire w ⇒ an internal 1-bit wire w
wire [ 3 : 0 ] x ⇒ an internal 4-bit wire vector x
input wire [ 3 : 0 ] y ⇒ an input 4-bit wire vector y
output wire [ 3 : 0 ] z ⇒ an output 4-bit wire vector y
```

# Part 2: low-level modelling (2) Wires and values

#### Concept: values

- 1. support the concept of 3-state logic, e.g.,
  - $0 \Rightarrow 0$  (i.e., logical **false**)
  - 1  $\Rightarrow$  1 (i.e., logical **true**)
  - X ⇒ unknown (i.e., neither 1 or 0)
  - $Z \Rightarrow high impedance (i.e., disconnected)$
- 2. can be written in binary, decimal, or hexadecimal, e.g.,
  - 2'b10  $\Rightarrow$  a 2-bit binary literal, with value  $10_{(2)}$ ,  $2_{(10)}$ , or  $2_{(16)}$
  - 8'd17  $\Rightarrow$  a 8-bit decimal literal, with value  $00010001_{(2)}$ ,  $17_{(10)}$ , or  $11_{(16)}$
  - 4'hF  $\Rightarrow$  a 4-bit hexadecimal literal, with value  $1111_{(2)}$ ,  $15_{(10)}$ , or  $F_{(16)}$
- 3. can include 3-state values on a per-bit basis, e.g.,
  - 1'bX  $\Rightarrow$  a 1-bit binary literal; the bit is unknown
  - 4'b10XZ  $\Rightarrow$  a 4-bit binary literal; the bits are high impedance, unknown, 0, and 1

#### Analogy:

#### C

The definition

char u  $\sim$  8 separate 1-bit elements

but u is typically used as 1 single 8-bit object.

The definition

char v[ 32 ]  $\sim$  32 separate 8-bit elements and v is typically used as 32 separate 8-bit elements.

#### Verilog

The definition

wire x  $\sim$  1 single 1-bit wire

and u is used as 1 single 1-bit object.

The definition

wire [ 3 : 0 ] y  $\, \leadsto \, 4$  separate 1-bit wires such that


- 1. y can be used as 1 single 4-bit object, or
- y can be used as 4 separate 1-bit wires.

#### but, beware:

- a wire (resp. wire vector) cannot retain state (e.g., doesn't behave like a C variable),
- we need to drive a value on it.

# Part 2: low-level modelling (4) Wires and values


- ► Concept: subscript operator.
  - consider a case where x = 8'b11110000, and



- we have that
  - x[7], x[6], x[5] and x[4] are all 1-bit wires with value 1'b1,
  - ightharpoonup x[3], x[2], x[1] and x[0], are all 1-bit wires with value 1'b0,
  - x[7:4] is a 4-bit wire vector with value 4'b1111, and
  - x[3:0] is a 4-bit wire vector with value 4'b0000.

# Part 2: low-level modelling (5) Wires and values


- Concept: concatenate operator.
  - ightharpoonup consider a case where x = 2 'b10, y = 1 'b1, and z = 1 'b0, and



- we have that
  - ► { x, y, z } is a 4-bit wire vector with value 4'b1010,
  - r[3] is a 1-bit wire with value 1'b1 (matching x[1]),
  - r[2] is a 1-bit wire with value 1'b0 (matching x[0]),
  - r[ 1 ] is a 1-bit wire with value 1'b1 (matching y), and
  - r[0] is a 1-bit wire with value 1 bi (matching y), and r[0] is a 1-bit wire with value 1'b0 (matching z).
  - 1 0 1 15 a 1 bit whe with value 1 bo (matering 2).

#### Part 2: low-level modelling (6) Wires and values

- Concept: replicate operator.
  - consider a case where x = 1'b1, and



- we have that
  - { 4{ x } } is a 4-bit wire vector with value 4'b1111,
  - r[3] is a 1-bit wire with value 1'b1,
  - r[2] is a 1-bit wire with value 1'b1,
  - r[1] is a 1-bit wire with value 1'b1, and
  - r[0] is a 1-bit wire with value 1'b1.

# Part 2: low-level modelling (7) Modules

- Concept: module definition
  - are a passive (or static) description of a component,
  - ▶ e.g.,

```
Listing (Verilog)

1 module mux2_lbit( output wire r, input wire c, 3 input wire x, 4 input wire y);
5 ...
7 8 endmodule

Listing (Verilog)

1 module mux2_lbit(r, c, x, y);
2 3 output wire r;
4 input wire r;
4 input wire c;
5 input wire x;
6 input wire y;
7
8 endmodule
```

noting the two forms are equivalent.

# Part 2: low-level modelling (8) Modules

- ► Concept: module instantiation
  - are an active (or dynamic) use of a component,
  - ▶ e.g.,

#### where we've

- created an instance of the mux2\_1bit module identified by t, and
- ightharpoonup connected the internal ports r, c, x and y to the external wires s, k, p and q

# Part 2: low-level modelling (9)

#### Analogy:

#### C

- A caller function invokes (or calls) a callee function.
- ▶ 1 *shared* copy of a callee function is used by *n* invocations.
- Each invocation excutes in sequence, and discontinuously.

## Verilog

- A instanciator module instanciates a instantiatee module.
- n separate copies of a instantiatee module are produced by n instanciations.
- Each instance operates in *parallel*, and *continuously*.

# Part 2: low-level modelling (10) Module implementation using gate-level Verilog

#### ► Concept: gate-level module implementation

- describes module behaviour via
  - 1. primitive (or built-in) modules, and/or
  - other user-defined modules,
- ▶ e.g.,

```
buf t0( r. x ):
not t1( r, x );
                                      \mapsto
                                                  r = \neg x
                                                  r = x \overline{\wedge} y
nand t2(r, x, y);
nor t3( r, x, y );
                                                  r = x \overline{\vee} y
and t4(r, x, y);
                                                  r = x \wedge y
                                     \mapsto
or t5( r. x. v ):
                                                  r = x \vee y
                                      \mapsto
xor t6( r, x, y );
                                                  r = x \oplus y
                                      \mapsto
```

noting that multi-input varients such as

```
xor t8( r, w, x, y ); \mapsto r = w \oplus x \oplus y
xor t9( r, w, x, y, z ); \mapsto r = w \oplus x \oplus y \oplus z
```

are automatically available.

#### Concept: User-Defined Primitives (UDPs)

- describe module behaviour via a truth table,
- doing so assumes it models a Boolean function of the form

$$f: \{0,1\}^n \to \{0,1\}$$

▶ e.g.,

```
Listing (Verilog)

1 primitive mux2_lbit( output r, input c, input x, input x, input y );

5 table 6 0 0 ? : 0;
7 0 1 ? : 1;
8 1 ? 0 : 0;
9 1 ? 1 : 1;
10 endtable
11
12 endprimitive
```


which can then be used per a user-defined module.



#### Listing (Verilog)


```
1 module fa( output wire co,
2 output wire s,
3 input wire ci,
4 input wire x,
5 input wire y);
6
7 wire w0, w1, w2;
8
9 xor t0( w0, x, y);
10 and t1( w1, x, y);
11
12 xor t2( s, w0, ci);
13 and t3( w2, w0, ci);
14
15 or t4( co, w1, w2);
16
17 endmodule
```

### Circuit (full-adder)



### Listing (Verilog)

#### Circuit (2-input, 1-bit multiplexer)




Module implementation using gate-level Verilog

#### Example:

### Listing (Verilog)


#### Circuit (2-input, 4-bit multiplexer)



# Listing (Verilog)

```
1 module mux4_1bit( output wire
                    input
                    input
                           wire c1,
                    input
                    input
                    input
                    input
                           wire z ):
    wire w0. w1:
    mux2 1bit t0( w0. c0. w.
    mux2_1bit t1( w1, c0, y, z );
    mux2 1bit t2( r. c1. w0. w1 ):
15 endmodule
```

### Circuit (4-input, 1-bit multiplexer)



#### ► Concept: Register Transfer Level (RTL) module implementation

- describes module behaviour via
  - 1. a set of continuous assignments, plus
  - 2. any additional gate-level description
- ▶ e.g.,

```
assign r = (x | y) \& z; \mapsto or t0(w, x, y); and t1(r, w, z); \mapsto z = t1
```

- the LHS must be a wire or wire vector, whereas
- ▶ the RHS can contain many C-style operators
  - arithmetic operators, e.g., +, -, and \*,
  - **▶ logical operators**, e.g., <<, >>, ~, &, |, and ^,
  - comparison operators, e.g., ==, >, and <.

involving wires or wire vectors as operands.

#### but, beware:

- it's tempting to think of this as analogous to a C assignment,
- this is dangerous, because the RTL version is *continuous*.

#### Part 2: low-level modelling (17) Module implementation using RTL-level Verilog

- Concept: reduction operator.
  - consider a case where wire [ 3 : 0 ] x, wire [ 3 : 0 ] y, and wire c,
  - we have that

so is analagous to reduce (or foldr) in Haskell.

# Part 2: low-level modelling (18) Module implementation using RTL-level Verilog

- Concept: ternary operator.
  - consider a case where wire [ 3 : 0 ] x, wire [ 3 : 0 ] y, and wire c,
  - we have that

$$c ? y : x \mapsto \begin{cases} x & \text{if } c = 0 \\ y & \text{if } c = 1 \end{cases}$$

so is analagous to a 2-input multiplexer.

### Listing (Verilog)

```
1 module fa( output wire co,
2 output wire s,
3 input wire ci,
4 input wire x,
5 input wire y);
6
7 wire w0, w1, w2;
8
9 xor t0( w0, x, y );
10 and t1( w1, x, y );
11
12 xor t2( s, w0, ci );
13 and t3( w2, w0, ci );
14
15 or t4( co, w1, w2 );
16
17 endmodule
```

# Listing (Verilog)

# Listing (Verilog)

# Listing (Verilog)

```
Listing (Verilog)
```

```
1 module mux2_lbit( output wire r, input wire c, input wire x, 4 input wire y);
5
6 wire w0, w1, w2;
7
8 not t0( w0, c);
9
10 and t1( w1, x, w0 );
11 and t2( w2, y, c );
12
13 or t3( r, w1, w2 );
15 endmodule
```

# Listing (Verilog)

11 endmodule

#### 

```
Listing (Verilog)

1 module mux2_4bit( output wire [ 3 : 0 ] r,
2 input wire c,
3 input wire [ 3 : 0 ] x,
4 input wire [ 3 : 0 ] y );
5
6 assign r = c ? y : x;
7
8 endmodule
```


#### Listing (Verilog) 1 module mux4\_1bit( output wire input input wire c1, input input wire input wire input wire z ): wire w0. w1. w2. w3. w4. w5: not t0( w0. c0 ): not t1( w1. c1 ): and t2( w2, w0, w1, w ): and t3( w3, c0, w1, x ); and t4( w4. w0. c1. v ): and t5( w5, c0, c1, z ): or t6( r, w2, w3, w4, w5); 20 21 endmodule

# Part 3: high-level modelling (1) Registers

- Concept: registers (resp. register vectors)
  - are a form of **net** used to *store* values (i.e., retain state),
  - ▶ e.g.,
    - reg w  $\Rightarrow$  an internal 1-bit register w
    - reg [ 3 : 0 ]  $x \Rightarrow$  an internal 4-bit register vector x

but, beware: registers feel analogous to C-style variables, but care is required re. use.

Concept: module interfacing rules



which are somewhat intuitive when read as

output port : { internally can be a wire or reg externally must be a wire

i.e., we must be pessimistic when crossing the module boundary.

- Concept: behavioural-level module implementation
  - describes module behaviour via
    - (at least partly) using processes,
    - each process is formed from blocks of statements,
    - each process is "executed" in parallel with the others once triggered.
  - ► e.g.,

```
Listing (Verilog)
 end
```



#### shows the two process types

- initial triggered only *once* (when the module is first powered-on)
- triggered in a *loop* (as long as the module is powered-on) always

noting the right-hand case is problematic as is ...

Module implementation using behavioural-level Verilog

- Concept: behavioural-level module implementation
  - describes module behaviour via
    - (at least partly) using processes,
    - each process is formed from blocks of statements,
    - each process is "executed" in parallel with the others once triggered.
  - e.g.,

Listing (Verilog)	
1 always @ ( x ) begin 2 3 end	





### shows processes that are triggered via a sensitivity list:

- @( x )  $\Rightarrow$  triggers when x changes @( posedge x )  $\Rightarrow$  triggers when x changes from 0 to 1 (a positive edge)
- @( negedge x )  $\Rightarrow$  triggers when x changes from 1 to 0 (a negative edge)

Concept: procedural assignment, e.g.,

```
Listing (Verilog)

1 module foo( input wire clk );
2
3 reg x, y;
4
5 always @ ( posedge clk ) begin
6 x = 1'b0;
7 y = 1'b1;
8 end
9
10 endmodule
```

which differ from a continuous assignment: they

- 1. must use a reigster as the LHS (versus a wire), and
- 2. the LHS is assigned to whatever the RHS evaluates to when the statement executes (versus whenever the RHS changes).

Concept: procedural assignment, e.g.,

```
Listing (Verilog)

1 module foo( input wire clk );
2
3 reg x, y;
4
5 always @ ( posedge clk ) begin
6 x = 1'b0;
7 y = 1'b1;
8 end
9
10 endmodule
```

which can introduce modelled **delay**:

a regular delay, e.g.,

$$#10 x = 0$$
:

means that, relative to the previous statement, this one will execute 10 time units later, whereas an intra-assignment delay, e.g.,

$$x = #10 0;$$

means that the RHS is evaluated straight away, but only assigned to the LHS after 10 time units.



Concept: procedural assignment, e.g.,

# Listing (Verilog) 1 module foo( input wire clk ); 2 3 reg x, y; 4 5 always @ ( posedge clk ) begin 6 x = 1'b0; 7 y = 1'b1; 8 end 9 10 endmodule

### which come in **blocking** or **non-blocking** variants:

if we write

$$x = 0; y = 1;$$

then the assignment to  $\mathbf{x}$  is blocked until the assignment to  $\mathbf{x}$  is executed, whereas

if we write

$$x <= 0; y <= 1;$$

then the assignments to  $\boldsymbol{x}$  and  $\boldsymbol{y}$  are executed in parallel.



Concept: conditional statements, e.g.,

### Listing (Verilog) Listing (Verilog) module bar( input wire clk ); module baz( input wire clk ); reg x, y; reg x, y; always @ ( posedge clk ) begin always @ ( posedge clk ) begin **if**( x == 1'b0 ) **begin** v = 1'b1:end else begin v = 1'b0:default : v = 1'b0: end endcase end end 13 endmodule 13 endmodule

## noting that


- it starts to be attractive to leave out the begin and end keywords for single line blocks; this is equivalent to the same rule with "curly braces" in C,
- we need to take care with unknown or high impedance values; if x doesn't equal 0 or 1 you may get unexpected behaviour.

# Example:

# Listing (Verilog)

```
1 module dff( input wire
              input wire
              output wire
                           Q );
    wire w0, w1, w2, w3, w4, w5, w6, w7;
    and t1( w1, w0, en ):
    buf t2( w2. D
    not t3( w3, D
    and t4( w4. w2. w1 ):
    and t5( w5, w3, w1 );
    nor t6( w6, w4, w7 );
    nor t7( w7, w5, w6 );
20
    buf t8( 0. w7
22 endmodule
```

# Circuit




Part 3: high-level modelling (6)
Module implementation using behavioural-level Verilog


# Example:


# Listing (Verilog)


```
1 module dff( input wire
              input wire
              output wire Q );
    reg t;
    assign Q = t;
    always @ ( posedge en ) begin
     t = D:
    end
14 endmodule
```


# Circuit












► Concept: test stimulus (or test harness)



# noting that X\_test

- is termed a (or the) **top-level module** in the sense it has no inputs or outputs,
- can interact with the simuation environment is via **system tasks** and **system functions**, e.g.,
  - \$random ⇒ generates random value(s)
  - $$display \Rightarrow \bar{d}isplays \ value(s) \ synchronously$
  - \$monitor ⇒ displays value(s) asynchronously
  - \$stop ⇒ halt current simulation
  - \$finish ⇒ terminate current simulation
  - will apply some form of test strategy to the instance of X.

# Example:

# Listing (Verilog)

```
1 module fa_test();
     wire t_co.
                     t_s;
    reg t_ci; t_x, t_y;
    fa t( .co( t_co ), .s( t_s ), .ci( t_ci ), .x( t_x ), .y( t_y ) );
 8
    initial begin
      #10 t_ci = 1'b0; t_x = 1'b0; t_y = 1'b0;
      #10 $display( "co=%b s=%b ci=%b x=%b y=%b", t_co, t_s, t_ci, t_x, t_y );
      #10 t ci = 1'b0: t x = 1'b0: t v = 1'b1:
      #10 $display( "co=%b s=%b ci=%b x=%b y=%b", t_co, t_s, t_ci, t_x, t_y );
      #10 t ci = 1'b0: t x = 1'b1: t v = 1'b0:
      #10 $display( "co=%b s=%b ci=%b x=%b y=%b", t_co, t_s, t_ci, t_x, t_y );
      #10 t ci = 1'b0: t x = 1'b1: t v = 1'b1:
      #10 $display( "co=%b s=%b ci=%b x=%b v=%b", t co, t s, t ci, t x, t v );
18
      #10 $finish:
     end
20
21 endmodule
```

# Example:

```
Listing (Verilog)
```

```
1 module fa_test();
    wire t_co,
                     t_s;
    reg t_ci; t_x, t_y;
    fa t( .co( t_co ), .s( t_s ), .ci( t_ci ), .x( t_x ), .y( t_y ) );
8
    initial begin
          $monitor( "co=%b s=%b ci=%b x=%b y=%b", t_co, t_s, t_ci, t_x, t_y );
10
          $monitoron:
      #10 t ci = 1'b0: t x = 1'b0: t v = 1'b0:
      #10 t_ci = 1'b0; t_x = 1'b0; t_y = 1'b1;
      #10 t ci = 1'b0: t x = 1'b1: t v = 1'b0:
      #10 t ci = 1'b0: t x = 1'b1: t v = 1'b1:
      #10 $monitoroff:
          $finish:
20
    end
22 endmodule
```

# Part 4: development concepts (4) "Quality-of-life" features

- ► Concept: a "better" model ~ greater generalisation, maintainability, etc.
  - 1. We can use a **pre-processor** to
    - define symbolic names for literals, e.g.,

`define TRUE 1

then

use those symbolic names e.g.,

assign  $r = x ^ TRUE;$ 

2. We can use **named ports** to avoid misconnections, e.g.,

fa t( 
$$.co(a)$$
,  $.s(b)$ ,  $.ci(c)$ ,  $.x(d)$ ,  $.y(e)$ );

is the same as

- 3. We can parametrise modules:
  - their interface and behaviour is be specified by a single fragment of source code,
  - each instance can be altered to suit the context it is used in.
- 4. We can **generate** "regular" fragments of source code (cf. meta-programming, versus "copy and paste").

# Part 4: development concepts (5) "Quality-of-life" features: pre-processor

Example:

```
Listing (Verilog)

1 'define N 8
2 3 module mux2_nbit( output wire [ 'N - 1 : 0 ] r,
4 input wire c,
5 input wire [ 'N - 1 : 0 ] x,
6 input wire [ 'N - 1 : 0 ] y );
7
8 assign r = c ? y : x;
9
10 endmodule
```

# Part 4: development concepts (6) "Quality-of-life" features: pre-processor

# Example:

```
Listing (Verilog)
  module mux2_1bit( output wire r,
                   input
                          wire c.
                   input
                          wire x,
                   input wire y );
  'ifdef GATES
    wire w0, w1, w2;
    not t0( w0, c);
    and t1( w1, x, w0 );
    and t2( w2, y, c );
    or t3( r, w1, w2);
    assign r = c ? y : x;
  endif
19 endmodule
```

# Example:

12 endmodule

# Listing (Verilog) 1 module mux2\_nbit( r, c, x, y ); 2 3 parameter N = 1; 4 5 output wire [ N - 1 : 0 ] r; 6 input wire c; 7 input wire [ N - 1 : 0 ] x; 8 input wire [ N - 1 : 0 ] y; 9 10 assign r = c ? y : x;

# Listing (Verilog)

"Quality-of-life" features: generation

# Example:

```
Listing (Verilog)

1 module mux2_4bit( output wire [ 3 : 0 ] r,
2 input wire c,
3 input wire [ 3 : 0 ] x,
4 input wire [ 3 : 0 ] y,;
5
6 mux2_1bit t0( r[ 0 ], c, x[ 0 ], y[ 0 ] );
7 mux2_1bit t1( r[ 1 ], c, x[ 1 ], y[ 1 ] );
8 mux2_1bit t2( r[ 2 ], c, x[ 2 ], y[ 2 ] );
9 mux2_1bit t3( r[ 3 ], c, x[ 3 ], y[ 3 ] );
10
11 endmodule
```

```
Listing (Verilog)

1 module mux2_4bit( output wire [ 3 : 0 ] r,
2 input wire c,
3 input wire [ 3 : 0 ] x,
4 input wire [ 3 : 0 ] y);
5 genvar i;
6 generate
8 for( i = 0; i < 4; i = i + 1 ) begin:id
9 mux2_1bit t( r[ i ], c, x[ i ], y[ i ] );
end
11 endgenerate
12
13 endmodule
```

# Take away points:

- 1. In essence, a HDL model is just machine-readable short-hand for a design you could develop and reason about on paper.
- 2. It's important to remember that, despite appearances,

HDL modelling ≠ software development,

i.e., you still have to understand the fundamentals and "think in hardware".

- 3. Even within this unit, HDLs offer various useful properties, e.g.,
  - adopt a more accurate experimental approach to design,
  - deal with designs of a larger scale,
  - interface with other concepts (e.g., verification),

so some up-front, invested effort could pay off ...

**Example:** Field Programmable Gate Arrays (FPGAs).




basic idea is that the hardware fabric is reconfigurable, so, in a sense,

hardware hybrid software (e.g., ASIC) (e.g., FPGA) (e.g., micro-processor)

and therefore offers a trade-off:

efficiency  $\simeq$  hardware flexibility  $\simeq$  software

**Example:** Field Programmable Gate Arrays (FPGAs).




basic idea is that the hardware fabric is reconfigurable, so, in a sense,

hardware hybrid software (e.g., ASIC) (e.g., FPGA) (e.g., micro-processor)

and therefore offers a trade-off:

efficiency  $\simeq$  hardware flexibility  $\simeq$  software

**Example:** Field Programmable Gate Arrays (FPGAs).



basic idea is that the hardware fabric is reconfigurable, so, in a sense,

hardware hybrid software (e.g., ASIC) (e.g., FPGA) (e.g., micro-processor)

and therefore offers a trade-off:

efficiency  $\simeq$  hardware flexibility  $\simeq$  software

# Additional Reading

- Wikipedia: Hardware Description Language (HDL). uкl: https://en.wikipedia.org/wiki/Hardware\_description\_language.
- ► Wikipedia: Verilog. url: https://en.wikipedia.org/wiki/Verilog.
- S. Palnitkar. Verilog HDL: A Guide in Digital Design and Synthesis. 2nd ed. Prentice Hall, 2003.
- D. Page. "Chapter 3: Hardware design using Verilog". In: A Practical Introduction to Computer Architecture. 1st ed. Springer, 2009.

### References

- [1] Wikipedia: Hardware Description Language (HDL). URL: https://en.wikipedia.org/wiki/Hardware\_description\_language (see p. 60).
- [2] Wikipedia: Verilog. URL: https://en.wikipedia.org/wiki/Verilog (see p. 60).
- [3] D. Page. "Chapter 3: Hardware design using Verilog". In: A Practical Introduction to Computer Architecture. 1st ed. Springer, 2009 (see p. 60).
- [4] S. Palnitkar. Verilog HDL: A Guide in Digital Design and Synthesis. 2nd ed. Prentice Hall, 2003 (see p. 60).