```
BEGIN leon2
## Peripheral Options
OPTION IPTYPE = PROCESSOR
OPTION IMP NETLIST = TRUE
OPTION HDL = MIXED
OPTION IP GROUP = USER
OPTION ARCH SUPPORT MAP = (virtex6 = DEVELOPMENT)
## Bus Interfaces
BUS INTERFACE BUS = D AXI, BUS STD = AXI, BU<u>S TYPE = MASTER</u>
## Generics for VHDL or Parameters for Verilog
PARAMETER C D AXI PROTOCOL = AXI4, TYPE = NON HDL, ASSIGNMENT = CONSTANT, DT = STRING,
US = D AXI
PARAMETER C D AXI ID WIDTH = 1, ASSIGNMENT = CONSTANT, DT = INTEGER, BUS = D AXI
PARAMETER C D AXI USER WIDTH = 1, ASSIGNMENT = CONSTANT, DT = INTEGER, BUS = D AXI
PARAMETER C D AXI ADDR WIDTH = 32, ASSIGNMENT = CONSTANT, DT = INTEGER, BUS = D AXI
PARAMETER C D AXI DATA WIDTH = 32, ASSIGNMENT = CONSTANT, DT = INTEGER, BUS = D AXI
## Ports
PORT clk = "", DIR = I, SIGIS = CLK
PORT reset = "", DIR = I, SIGIS = RST
PORT resetn = "", DIR = I, SIGIS = RST
```