

ARGUS Quick Start Tutorial

February 8, 2018

About This Tutorial

This tutorial demonstrates basic set-up and design methods available in the web version (`kraken.cse.unsw.edu.au:11137`) of ARGUS. By the end of the tutorial, you will have a greater understanding of how to implement and emulate your own processor-based hardware/software system on FPGA using the ARGUS web.

Additional Resources

To find the way to use git, see the online tutorial of git at:
<https://githowto.com/>

1 Getting Started

1.1 Software Requirements

Operating system, web browser, git are required.

1.2 Hardware Requirements

None.

1.3 Setting up ARGUS-Software

1. Fork the ARGUS-software repository on github at <https://github.com/unsw-cse-esl/argus-software>.
2. Clone your repository. Use git command:
`git clone git@github.com:[username]/argus-software.git`
3. Add remote upstream. Use git command:
`git add upstream https://github.com/unsw-cse-esl/argus-software.git`
4. If you will run simulation at your local machine, set up environment variables for the architecture-specific GNU/GCC tools. These variable names are used in ARGUS-software's scripts for simulation. For example, for simplescalar, set `SSPATH=/home/foo/bar/pisa`, and for Leon2/SPARC, set `L2PATH=/home/foo/bar/leon2`.

1.4 Setting up ARGUS-Hardware

1. Fork the ARGUS-software repository on github at <https://github.com/unsw-cse-esl/argus-hardware>.
2. Clone your repository. Use git command:
`git clone git@github.com:[username]/argus-hardware.git`
3. Add remote upstream. Use git command:
`git add upstream https://github.com/unsw-cse-esl/argus-hardware.git`




Figure 1: Web-based ARGUS Design Flow

2 Overview of ARGUS Design Flow

Figure 1 shows the basic design flow of using the web-based ARGUS design tool. After the setup of the repository, the user can make changes of the processor hardware or software at local repository. In order to create a FPGA emulation, the user needs to, firstly, `git commit` and `git push` the changes (local build) to the github.

Then, by visiting the website of ARGUS, the user will be able to (1) synthesize the new hardware (ARGUS-hardware flow), and, (2) generate the software on top of the synthesized hardware (ARGUS-software flow). In the end of the software flow, the bitstream containing the entire hardware and software will be automatically transferred to the FPGA, which is connected to the ARGUS server. After the transfer, the FPGA will be automatically configured and emulating the system. The following sections will use an example to go through the entire web-based ARGUS design flow.




Figure 2: Snapshot of authentication page of web ARGUS

3 Creating New ARGUS-Hardware Project

After ARGUS repository is set up in your machine, you can start to make your own modifications on the processor IPs provided by ARGUS and create the FPGA emulation containing the modified processor in ARGUS. Here we will go through an example ARGUS hardware project as the follows:

1. Commit and push your modified design to github.

```
git add [list of the source files]
git commit -m "description of the commit"
git push
```

2. Open ARGUS web GUI in your Internet browser at the address: **kraken:11137**. If it is your first time visiting ARGUS web, the authentication page, shown in Figure 2, will be seen. Enter your username (ask for username from administrator of ARGUS or Kraken server) in the prompt and click the “Log in” button.

[Hardware \(all\)](#) - [Software \(all\)](#) - [Slaves](#) - [Forks](#) - [Server Log](#) - [Users](#) - [tuol \(logout\)](#)

[Refresh](#) (Last refreshed -29227-Apr-19 21:11:54.5224192Z)

repo	user	branch
argus-hardware	Niggins	master
argus-hardware	Thrustbb	d_mem_axi

Figure 3: Snapshot of adding new fork

3. As shown in Figure 3, click on the “Forks” and then “Refresh” in web GUI to let ARGUS add your new github fork (created in Section 1.4) into the fork list. You might need to wait for a few minutes for this process to be finished.
4. Click on the “Hardware” and you will see all the hardware projects (see Figure 4), which are created by your username in ARGUS. If you would like to see the hardware projects from all the users in ARGUS, click on the “all” in the brackets after “Hardware”.

Hardware (all) - Software (all) - Slaves - Forks - Server Log - Users - tuol (logout)

Name	Status	Github	Config	Delete	Restart	Edit
safeLeon2lmul_7mhz_sm2	finished	li3tuo4:safeLeon2lmul	view	delete	restart	edit
safeLeon2lmul_7mhz_sm1	finished	li3tuo4:safeLeon2lmul	view	delete	restart	edit

Figure 4: Snapshot of ARGUS hardware main page

Name

Hardware branch

Config

- li3tuo4:leon2
- li3tuo4:leon2resetfixed
- li3tuo4:master
- li3tuo4:safeLeon2
- li3tuo4:safeLeon2lite
- li3tuo4:safeLeon2lmul
- li3tuo4:safeLeon2uart
- li3tuo4:safeLeon2word
- li3tuo4:sleon2demo
- li3tuo4:sleon2demo-prot
- li3tuo4:tcp_merge
- navhaxs:linux_r3kel_axitesting
- navhaxs:linux_r3kel_uart
- navhaxs:master
- nicholasjoukhdar:arm7
- nicholasjoukhdar:master
- prone2drift:master
- sgargCSE:develop
- sgargCSE:master
- unsw-cse-esl:master

Figure 5: Snapshot of adding ARGUS hardware project

5. Scroll down to the bottom of the page and click on “Add new task”, and you will see the task specification page, as shown in Figure 5. In this page, select your hardware branch, from the your own fork, which was inserted into ARGUS web at Step 3. Then, type your project name. You also need to fill in the “Config”, which specifies your hardware. A part of example task config is shown in Figure 6. If you are new to ARGUS, you can copy the existing config and customize on top of it. At last, click on the “Add” button at the leftbottom.
6. After “Add”, your new hardware task/project will be read by ARGUS backend and automatically passed to Xilinx ISE for synthesis. You can view the status of the major stages of the synthesis on ARGUS web (need to refresh the webpage by yourself, since ARGUS does not automatically update the status in the current version). If you click on the status in one stage, you can see the detailed runtime log from Xilinx ISE. After the synthesis is finished, the rightmost column (i.e., the last stage “bit”) will show “bit”. By clicking on the “bit”, you can directly download the bitstream of your hardware.

Name	leon2_adpcm
Hardware branch	ii3tuo4:leon2resetfixed
Config	<pre> BEGIN PROJECT simple PARAMETER IMEM_SIZE = 0x20000 PARAMETER DMEM_SIZE = 0x10000 CLOCK clk, SPEED = 25MHz RESET reset, ASYNC = TRUE, POLARITY = ACTIVE_HIGH RESET resetn, ASYNC = TRUE, POLARITY = ACTIVE_LOW BOARD m1605 CONNECTION UART = UART END COMPONENT leon2 : leon2 CLOCK clk = clk RESET reset = reset RESET resetn = resetn CONNECTION D_AXI = axi_d_bus END </pre>

Figure 6: Snapshot of ARGUS hardware config

4 Creating New ARGUS-Software Project

The first three steps of ARGUS-software flow is same as the ones in ARGUS-hardware flow. The following steps are elaborated as the follows:

1. Enter the ARGUS software project page by clicking on the “Software”. Similar to hardware flow, you will see all the software projects created by your username. If you would like to see the hardware projects from all the users in ARGUS, click on the “all” in the brackets after “Software”.
2. Scroll down to the bottom of the page and click on “Add new task”, and you will see the task specification page, as shown in Figure 7. Note this page is different to the that of hardware flow. You will need to select both a “Hardware” and the “Software branch”. Select the hardware that has been synthesized in hardware flow. Then, select your software branch, which is pushed from your local machine. Like the hardware flow, you also need to fill in the specification in “Config”. The following is an example config for Leon2 processor, running ADPCM software.

```

[
{
  "imem": "simple_imem_ctrl",
  "dmem": "simple_dmem_ctrl",
  "name": "simple_leon2",
  "target": "sparcv7w_pg",
  "options": {
    "NODE_NUM": "0"
  },
  "app": "adpcm1"
}
]

```

3. Select “Splitter”. There are two options, “Byte” and “None”, which decides how the output of the FPGA emulation is shown in the ARGUS

Name
 Hardware leon2_adpcm ▾
 Software branch li3tuo4:leon2 ▾
 Config

[]

 Splitter None ▾
 Timeout (0 == no download)
 Baudrate 115200 ▾
 Interactive ☐ (default port 8081)
 Add

Figure 7: Snapshot of adding ARGUS software project

web. Usually, None is used. Next, select the timeout time in seconds, since the current version of ARGUS cannot automatically be aware of the completion of the emulation. When timeout is set to 30, ARGUS web will assume the emulation ends after 30 seconds. And, the output of the FPGA at the 30th second will be shown in the last column, which is emulation result. Baudrate is set to 115200. If you want to use ARGUS in interactive mode, you can tickle the box. In this case, the emulation output will not be shown in the ARGUS web. Instead, you will get the output stream at port 8081 of the server called buffalo.

4. After you finished the previous step, click on the “Add” button at the left-bottom. ARGUS will read your task specification, compile the program, generate the system bitstream containing the selected hardware and memory content (i.e., your software build), configure the FPGA with the new bitstream, and collect the emulation output.

5 Porting New Processor IP into ARGUS

Before creating new processor intellectual property (IP) in ARGUS, make sure the steps in Section 1.4 have been done. The major steps are illustrated as the follows:

1. Enter argus-hardware directory at the local machine.

```
cd /path/to/directory/argus-hardware/pcores
```

2. Create a new directory for your processor IP. In this example, we create a new Leon2 processor, called “leon2_v1_00_a”.

```
mkdir /path/to/directory/argus-hardware/pcores/leon2_v1_00_a
```

3. Create two sub-directories, “data” and “hdl”, in the new directory that is just made.

```
mkdir data; mkdir hdl
```

4. Suppose your source code is written in VHDL. Create a sub-directory, “vhdl”, in “hdl” and copy your source code of processor IP into “hdl/vhdl”.

```
mkdir hdl/vhdl
cp /path/to/directory/source/*.vhd /path/to/directory/argus-
hardware/pcores/leon2_v1_00_a/hdl/vhdl
```

5. Go to “leon2_v1_00_a/data” and create two new files, “leon2_v2_1_0.mpd” and “leon2_v2_1_0.pao”. The “.mpd” file is microprocessor peripheral definition file used by Xilinx ISE, which defines the interface for the peripheral. It mainly includes: (1) ports and default connectivity for bus interfaces; and, (2) parameters and default values. The “.pao” file is peripheral analyze order file. It contains a list of Hardware Description Language (HDL) files that are needed for synthesis, and defines the analyze order for compilation. An example mpd file is shown below:

```
BEGIN leon2

## Peripheral Options
OPTION IPTYPE = PROCESSOR
OPTION IMP_NETLIST = TRUE
OPTION HDL = MIXED
OPTION IP_GROUP = USER
OPTION ARCH_SUPPORT_MAP = (virtex6 = DEVELOPMENT)

## Bus Interfaces
BUS_INTERFACE BUS = D_AXI, BUS_STD = AXI, BUS_TYPE = MASTER

## Generics for VHDL or Parameters for Verilog
PARAMETER C_D_AXI_PROTOCOL = AXI4, TYPE = NON_HDL, ASSIGNMENT = CONSTANT,
DT = STRING, BUS = D_AXI
PARAMETER C_D_AXI_ID_WIDTH = 1, ASSIGNMENT = CONSTANT, DT = INTEGER, BUS = D_AXI
```

```

PARAMETER C_D_AXI_USER_WIDTH = 1, ASSIGNMENT = CONSTANT, DT = INTEGER, BUS = D_AXI
PARAMETER C_D_AXI_ADDR_WIDTH = 32, ASSIGNMENT = CONSTANT, DT = INTEGER, BUS = D_AXI
PARAMETER C_D_AXI_DATA_WIDTH = 32, ASSIGNMENT = CONSTANT, DT = INTEGER, BUS = D_AXI

## Ports
PORT clk = "", DIR = I, SIGIS = CLK
PORT reset = "", DIR = I, SIGIS = RST
PORT resetn = "", DIR = I, SIGIS = RST

PORT D_AXI_ACLK = "", DIR = I, BUS = D_AXI, SIGIS = CLK, ASSIGNMENT = REQUIRE
PORT D_AXI_ARESETN = ARESETN, DIR = I, BUS = D_AXI, SIGIS = RST

PORT D_AXI_ARID = ARID, DIR = 0, VEC = [(C_D_AXI_ID_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_ARADDR = ARADDR, DIR = 0, VEC = [(C_D_AXI_ADDR_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_ARLEN = ARLEN, DIR = 0, VEC = [7:0], BUS = D_AXI
PORT D_AXI_ARSIZE = ARSIZE, DIR = 0, VEC = [2:0], BUS = D_AXI
PORT D_AXI_ARBURST = ARBURST, DIR = 0, VEC = [1:0], BUS = D_AXI
PORT D_AXI_ARLOCK = ARLOCK, DIR = 0, VEC = [1:0], BUS = D_AXI
PORT D_AXI_ARCACHE = ARCACHE, DIR = 0, VEC = [3:0], BUS = D_AXI
PORT D_AXI_ARPROT = ARPROT, DIR = 0, VEC = [2:0], BUS = D_AXI
PORT D_AXI_ARREGION = ARREGION, DIR = 0, VEC = [3:0], BUS = D_AXI
PORT D_AXI_ARQOS = ARQOS, DIR = 0, VEC = [3:0], BUS = D_AXI
PORT D_AXI_ARUSER = ARUSER, DIR = 0, VEC = [(C_D_AXI_USER_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_ARVALID = ARVALID, DIR = 0, BUS = D_AXI
PORT D_AXI_ARREADY = ARREADY, DIR = I, BUS = D_AXI

PORT D_AXI_RID = RID, DIR = I, VEC = [(C_D_AXI_ID_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_RDATA = RDATA, DIR = I, VEC = [(C_D_AXI_DATA_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_RRESP = RRESP, DIR = I, VEC = [1:0], BUS = D_AXI
PORT D_AXI_RLAST = RLAST, DIR = I, BUS = D_AXI
PORT D_AXI_RUSER = RUSER, DIR = I, VEC = [(C_D_AXI_USER_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_RVALID = RVALID, DIR = I, BUS = D_AXI
PORT D_AXI_RREADY = RREADY, DIR = 0, BUS = D_AXI

PORT D_AXI_AWID = AWID, DIR = 0, VEC = [(C_D_AXI_ID_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_AWADDR = AWADDR, DIR = 0, VEC = [(C_D_AXI_ADDR_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_AWLEN = AWLEN, DIR = 0, VEC = [7:0], BUS = D_AXI
PORT D_AXI_AWSIZE = AWSIZE, DIR = 0, VEC = [2:0], BUS = D_AXI
PORT D_AXI_AWBURST = AWBURST, DIR = 0, VEC = [1:0], BUS = D_AXI
PORT D_AXI_AWLOCK = AWLOCK, DIR = 0, VEC = [1:0], BUS = D_AXI
PORT D_AXI_AWCACHE = AWCACHE, DIR = 0, VEC = [3:0], BUS = D_AXI
PORT D_AXI_AWPROT = AWPROT, DIR = 0, VEC = [2:0], BUS = D_AXI
PORT D_AXI_AWREGION = AWREGION, DIR = 0, VEC = [3:0], BUS = D_AXI
PORT D_AXI_AWQOS = AWQOS, DIR = 0, VEC = [3:0], BUS = D_AXI
PORT D_AXI_AWUSER = AWUSER, DIR = 0, VEC = [(C_D_AXI_USER_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_AWVALID = AWVALID, DIR = 0, BUS = D_AXI
PORT D_AXI_AWREADY = AWREADY, DIR = I, BUS = D_AXI

PORT D_AXI_WID = WID, DIR = 0, VEC = [(C_D_AXI_ID_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_WDATA = WDATA, DIR = 0, VEC = [(C_D_AXI_DATA_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_WSTRB = WSTRB, DIR = 0, VEC = [(C_D_AXI_DATA_WIDTH/8)-1:0], BUS = D_AXI
PORT D_AXI_WLAST = WLAST, DIR = 0, BUS = D_AXI
PORT D_AXI_WUSER = WUSER, DIR = 0, VEC = [(C_D_AXI_USER_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_WVALID = WVALID, DIR = 0, BUS = D_AXI

```

```

PORT D_AXI_WREADY = WREADY, DIR = I, BUS = D_AXI

PORT D_AXI_BID = BID, DIR = I, VEC = [(C_D_AXI_ID_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = D_AXI
PORT D_AXI_BUSER = BUSER, DIR = I, VEC = [(C_D_AXI_USER_WIDTH-1):0], BUS = D_AXI
PORT D_AXI_BVALID = BVALID, DIR = I, BUS = D_AXI
PORT D_AXI_BREADY = BREADY, DIR = O, BUS = D_AXI

END

```

An example pao file is shown below:

```

lib leon2_v1_00_a d_mem_axi vhd1
lib leon2_v1_00_a simonDecData_pkg vhd1
lib leon2_v1_00_a simonEncData_pkg vhd1
lib leon2_v1_00_a target vhd1
lib leon2_v1_00_a device vhd1
lib leon2_v1_00_a config vhd1
lib leon2_v1_00_a sparcv8 vhd1
lib leon2_v1_00_a mmuconfig vhd1
lib leon2_v1_00_a iface vhd1
lib leon2_v1_00_a amba vhd1
lib leon2_v1_00_a tech_generic vhd1
lib leon2_v1_00_a tech_tsmc25 vhd1
lib leon2_v1_00_a tech_proasic vhd1
lib leon2_v1_00_a tech_axcel vhd1
lib leon2_v1_00_a tech_virtex2 vhd1
lib leon2_v1_00_a tech_virtex vhd1
lib leon2_v1_00_a tech_atc25 vhd1
lib leon2_v1_00_a tech_atc18 vhd1
lib leon2_v1_00_a tech_atc35 vhd1
lib leon2_v1_00_a tech_fs90 vhd1
lib leon2_v1_00_a tech_umc18 vhd1
lib leon2_v1_00_a multlib vhd1
lib leon2_v1_00_a tech_map vhd1
lib leon2_v1_00_a ambacomp vhd1
lib leon2_v1_00_a macro vhd1
lib leon2_v1_00_a fpulib vhd1
lib leon2_v1_00_a div vhd1
lib leon2_v1_00_a mul vhd1
lib leon2_v1_00_a iu vhd1
lib leon2_v1_00_a icache vhd1
lib leon2_v1_00_a dcache vhd1
lib leon2_v1_00_a acache vhd1
lib leon2_v1_00_a cache vhd1
lib leon2_v1_00_a cachemem vhd1
lib leon2_v1_00_a rstgen vhd1
lib leon2_v1_00_a ahbarb vhd1
lib leon2_v1_00_a ahbmst vhd1
lib leon2_v1_00_a apbmst vhd1
lib leon2_v1_00_a proc vhd1
lib leon2_v1_00_a dsu vhd1
lib leon2_v1_00_a dsu_mem vhd1
lib leon2_v1_00_a dcom_uart vhd1

```

```
lib leon2_v1_00_a dcom vhd1
lib leon2_v1_00_a mctrl vhd1
lib leon2_v1_00_a lconf vhd1
lib leon2_v1_00_a timers vhd1
lib leon2_v1_00_a uart vhd1
lib leon2_v1_00_a irqctrl vhd1
lib leon2_v1_00_a ioport vhd1
lib leon2_v1_00_a debug vhd1
lib leon2_v1_00_a mcore vhd1
lib leon2_v1_00_a argus_bridge vhd1
lib leon2_v1_00_a leon2 vhd1
```