This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

## CC1101 'Random' RX FIFO Overflow

Resolved



Jeremy Langford

Hello TI Community,

Sorry to get multiple threads going, but I have a few questions that I would like answered and I didn't want to confuse my other thread.

I am wondering if there is anything fundamentally wrong with waiting until the a packet has been received with CRC Good and CRC auto-flush enabled. I have been experimenting with writing code for a non-ti micro-controller to receive data from the <u>cc1101</u> dev kit acting as a transmitter.

What normally happens is that I can receive data fine, but after some arbitrary number of successful successive receives, normally in the thousands, my radio will fall into RX-FIFO-Overflow. I would not expect this to happen since I automatically discard any packets that are received with a CRC failure, and I am transmitting a packet once every 25,50, or 100 ms.

I have been able to verify via the oscilloscope, that from the time that I receive the CRC good signal from the radio, and I enter my ISR and finish the ISR, takes around 300 us, which should be a short enough of a time span so that I don't have any overlapping packets.

I was wondering if you guys could point me in the correct direction and perhaps ask me the questions that I should be asking my self that I haven't thought of.

I am looking forward to your responses!

Jeremy



<u>Jeremy Langford</u>



<u>Jeremy Langford</u>

Just an update here, I was able to get in and grab my register configurations, so that should help quite a bit.

Could it be possible that I am getting RX Timeout with these configurations then going into idle mode, which would cause the fifo to overflow at that point? I have the TI Smart RF studio transmitting automatically at a given period.

```
volatile uint8 rfSettings[] = {
2
         0x29,
               // IOCFG2
                                       GDO2 Output Pin Configuration
3
         0x2E,
               // IOCFG1
                                       GD01 Output Pin Configuration
         0x07,
               // IOCFG0
4
                                       GD00 Output Pin Configuration, Asserts when packet re
               // FIFOTHR
5
         0xFF,
               // SYNC1
6
         0xD3,
                                       Sync Word, High Byte
               // SYNC0
7
         0x91,
                                       Sync Word, Low Byte
         0xFF,
               // PKTLEN
8
                                       Packet Length
         0x0C,
9
               // PKTCTRL1
                                       Packet Automation Control :added autoflush
               // PKTCTRL0
10
         0x45,
                                       Packet Automation Control
         0x00,
11
               // ADDR
                                       Device Address
               // CHANNR
12
         0x1E,
                                       Channel Number
               // FSCTRL1
13
         0x0c,
                                       Frequency Synthesizer Control
               // FSCTRL0
                                       Frequency Synthesizer Control
14
         0x00,
               // FREQ2
         0x22,
                                      Frequency Control Word, High Byte
15
               // FREQ1
16
         0xBB,
                                      Frequency Control Word, Middle Byte
         0x0C,
17
               // FREQ0
                                      Frequency Control Word, Low Byte
         0x0E,
18
               // MDMCFG4
                                       Modem Configuration //changed to 500kb
         0x3B,
               // MDMCFG3
19
                                       Modem Configuration
               // MDMCFG2
20
         0x03,
                                       Modem Configuration
               // MDMCFG1
21
         0x23,
                                       Modem Configuration
               // MDMCFG0
         0xFF,
22
                                       Modem Configuration
23
         0x62, // DEVIATN
                                       Modem Deviation Setting
24
         0x07, // MCSM2
                                       Main Radio Control State Machine Configuration
         0x3c,
               // MCSM1
25
                                       Main Radio Control State Machine Configuration chanhe
         0x18,
26
               // MCSM0
                                       Main Radio Control State Machine Configuration
         0x1D,
               // FOCCFG
27
                                       Frequency Offset Compensation Configuration
28
         0x6c,
               // BSCFG
                                       Bit Synchronization Configuration
                                       AGC Control
               // AGCCTRL2
29
         0xC7,
               // AGCCTRL1
                                       AGC Control
30
         0x00,
         0xB2,
               // AGCCTRL0
                                       AGC Control
31
32
         0x87,
               // WOREVT1
                                       High Byte Event0 Timeout
33
         0x6B,
               // WOREVT0
                                       Low Byte Event0 Timeout
         0xFB,
34
               // WORCTRL
                                       Wake On Radio Control
         0xB6,
35
               // FREND1
                                       Front End RX Configuration
               // FREND0
36
         0x10,
                                       Front End TX Configuration
               // FSCAL3
37
                                       Frequency Synthesizer Calibration
         0xEA,
         0x2A, // FSCAL2
                                       Frequency Synthesizer Calibration
38
         0x00, // FSCAL1
                                       Frequency Synthesizer Calibration
39
40
         0x1F,
               // FSCAL0
                                       Frequency Synthesizer Calibration
41
         0x41,
               // RCCTRL1
                                       RC Oscillator Configuration
42
         0x00,
               // RCCTRL0
                                       RC Oscillator Configuration
         0x59,
               // FSTEST
                                       Frequency Synthesizer Calibration Control
43
44
         0x7F,
               // PTEST
                                       Production Test
               // AGCTEST
                                       AGC Test
45
         0x3F,
46
               // TEST2
                                       Various Test Settings
         0x88,
         0x31,
               // TEST1
                                       Various Test Settings
47
48
         0x09
              // TEST0
                                      Various Test Settings
49
     };
```



In reply to <u>Jeremy Langford</u>:

Hi, Jeremy,

May be you could show here your Reciever code?

Below is well working code. It 's from TI actually. As you see there is RX FIFO overflow managing. Without this portion of code my RX stops in 2...24 hours.

```
1
       // infinite loop
   2
         while(1)
   3
   4
           // wait for packet received interrupt
   5
           if(packetSemaphore == ISR_ACTION_REQUIRED)
   6
   7
             cc11xLSpiReadReg(CC110L_RXBYTES,&rxBytesVerify,1);
   8
   9
             do
  10
  11
               rxBytes = rxBytesVerify;
  12
               cc11xLSpiReadReg(CC110L_RXBYTES,&rxBytesVerify,1);
  13
  14
             while(rxBytes != rxBytesVerify);
  15
  16
             // Check that we have bytes in FIFO
  17
             if(rxBytes != 0) {
  18
  19
  20
               // Read MARCSTATE to check for RX FIFO error
  21
               cc11xLSpiReadReg(CC110L_MARCSTATE, &marcState, 1);
  22
                // Mask out MARCSTATE bits and check if we have a RX FIFO ERROR (0x11)
  23
  24
               if((marcState & 0x1F) == RXFIFO_OVERFLOW) {
  25
  26
                  // Flush RX FIFO
  27
                  trxSpiCmdStrobe(CC110L_SFRX);
  28
               } else {
  29
  30
                  cc11xLSpiReadRxFifo(rxBuffer,(rxBytes));
  31
                  // check CRC ok (CRC_OK: bit7 in second status byte)
  32
  33
                  if(rxBuffer[rxBytes-1] & 0x80)
  34
  35
                    // toggle led
  36
                    halLedToggle(LED1);
  37
                    // update packet counter
  38
                    packetCounter++;
  39
                  }
  40
               }
  41
  42
             // reset packet semaphore
  43
             packetSemaphore = ISR IDLE;
  44
  45
             // set radio back in RX
  46
             trxSpiCmdStrobe(CC110L_SRX);
  47
  48
         }
  49
Oleg
```

Jeremy Langford

In reply to Oleg Pushkarev:

Oleg, Thanks for the advice, I changed my register configuration to go from RX to Idle after every read, and I then put it back into RX manually. It seems to have helped quite a bit, but it still seems to have the same fundamental problem.

Out of curiosity, what kind of data rates are you shooting for in your device? I am trying to get as close to 500 kb/s as possible. Every now and then, my device will still stop working on me, but I noticed that in smart RF studio, that as I increased the period of transmission to my receiver, that the read failure seemed to take longer to happen.

I have a hunch, that the TI dev kit get's its packet TX timings from the PC that it is connected to, and that when you ask for 5 ms, that is more like 5 ms best service and that it could certainly take longer than that for the packet tx signal to be sent, but I am wondering if it could also take shorter than 5 ms to receive the packet tx signal, which could be problematic if my receiver was not ready for the data yet.

Is there a way to make the radio reject a new packet if there is already one currently in the FIFO that is being read? That way there is not a situation were a new packet is received while the old one is being read. The other question is, if this is the problem, why is my radio entering a state were it can not receive new information.

Here is how I look right now, this code is called from inside of my ISR that triggers whenever I get the Packet with CRC good RX signal from <u>cc1101</u>.

```
1
     FIFOLength = CC1101_Read_Register(CC1101_RXBYTES);
2
3
4
     RadioSlaveSlaveSelect Write(0x00);/*start of spi transmision*/
5
     while(1 == RadioMISO_Read());
6
7
8
     /*Lets clear the RX FIFO*/
9
     RadioSPIM_ClearFIFO();
10
     RadioSPIM_WriteTxData(CC1101_RX_BURST_ACCESS);
11
     while(0 == RadioSPIM_GetRxBufferSize());/*wait for Radio status byte to be clocked in*/
12
13
     RadioStatus = RadioSPIM ReadRxData();
14
15
     RadioSPIM WriteTxData(0x00);
     while(0 == RadioSPIM GetRxBufferSize());/*wait for PayloadLength byte to be clocked in*
16
17
     PayloadLength = RadioSPIM ReadRxData();
18
19
20
     while(Count < PayloadLength)</pre>
21
22
         RadioSPIM_WriteTxData(0x00);
         while(0 == RadioSPIM_GetRxBufferSize());/*wait for data to clock in*/
23
24
         Data[Count] = RadioSPIM ReadRxData();
25
         Count++;
     }
26
27
28
     /*read rssi*/
     RadioSPIM WriteTxData(0x00);
29
     while(0 == RadioSPIM_GetRxBufferSize());/*wait for RSSI to clock in*/
30
31
     RSSI = RadioSPIM_ReadRxData();
32
33
     /*read packet status including crc*/
     RadioSPIM WriteTxData(0x00);
34
35
     while(0 == RadioSPIM_GetRxBufferSize());/*wait for PacketStatus to clock in*/
36
     PacketStatus = RadioSPIM ReadRxData();
37
38
```

```
11/21/2018
```

```
40
41
42
43    RadioSlaveSlaveSelect_Write(0x01);/*end of SPI transmission*/
    /*Flush out Garbage*/
45    FIFOLength -= (Count + 3);
46    if(FIFOLength > 0)
    {
        CC1101_Send_Command(CC1101_SFRX);
    }
    CC1101_Send_Command(CC1101_SRX);
    return;
    **Teturn**
**
```

Thanks a ton for your post it was helpful!




In reply to Jeremy Langford:

Hi,

TI's code works with 1,2 kb data speed. It's far from your 500 kb case. My packets go at 1 sec rate. Receiver works for a few days without any stumble.

To be onest I do not understand your code, but it seems that you do not check RX FIFO OVERFLOW, don't you?



In reply to Oleg Pushkarev:

The first thing that I do is I check how many bytes are in the FIFO, then at the end of the code after I have read how many bytes are in actual data packet as dictated by the length byte, I then see if there is extra data in the FIFO, if there is, I give the SFRX strobe.

x = bytes in fifo

y = bytes in packet

1/21/2018	[Resolved] CC1101 'Random' RX FIFO Overflow - Other wireless technologies forum - Other wireless - 11 E2E Community
z = status bytes l	ength
a= x - y - z	
if(a < 0){flush fifo	p}

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.