



1) entrada x

detectar "101"

Salidas Y_{me} : '1' durante 1 ciclo cuando lee "10" y el actual es '1'

Y_{mo} : '1' durante un ciclo despr de leer "101"



x	Q_1	Q_0	D_1	D_0
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	1
1	0	1	0	1
1	1	0	1	1
1	1	1	0	1

$x \backslash Q_1 Q_0$	00	01	11	10
0	0	0	0	0
1	0	1	0	1
0	0	1	0	0
1	0	0	0	1

$$D_0 = \bar{x} \cdot \bar{Q}_1 + x \cdot \bar{Q}_0$$

$$D_0 = x$$

$$D_1 = \bar{x} \cdot \bar{Q}_1 \cdot Q_0 + x \cdot Q_1 \cdot \bar{Q}_0$$

X	Q ₁	Q ₀	Y ₀	Y _{me}
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	0



X \ Q ₀	00	01	11	10
0	0	0	1	0
1	0	0	1	0

$$Y_{m0} = Q_1 \cdot Q_0$$

X \ Q ₀	00	01	11	10
0	0	0	0	0
1	0	0	0	1

$$Y_{me} = X \cdot Q_1 \cdot \bar{Q}_0$$

$$X \rightarrow \neg X$$



3) Sumar 4 variables de 4 bits cada una en Cal. salida > de 5 bits (saturar si no entra)

10000 (+negativo) 01111 (+positivo)

- Hago $X_0 + X_1$ con MSB negado (binario desp) (5 bits extendido antes MSB)
- Hago $X_2 + X_3$ con MSB negado (5 bits extendido antes MSB)
- Sumo $(X_0 + X_1) + (X_2 + X_3)$ con MSB negado (5 bits) (binario desp).

$$\begin{aligned} 5+7 &= 10 \\ 5+7 &= 12 \\ 5-7 &= -2 \\ -5+7 &= 2 \\ -5-7 &= -12 \end{aligned}$$

$$\begin{array}{r} -4 \quad 100 \\ -4 \quad 100 \\ \hline 1000 \end{array}$$

chequeo

A neg > B neg : resul neg

A pos > B pos : resul pos


MSB = 1 ambos : resul MSB = 1

MSB = 0 ambos : resul





A(4)	B(4)	Z(4)	Sel1	Sel0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	0	0

(antes de negarlos)



Setup = "0111"
 Sat down = "1000"



2) Ver archivo VHD.

```

1
2  -- EJERCICO 2 PARCIAL LAUCKNER PEDRO
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7
8  entity Ejer2 is
9
10     generic(N: NATURAL :=4);
11
12     port(
13         piClk : in std_logic;
14         piRst : in std_logic;
15         piMod : in std_logic_vector(N-1 downto 0);
16
17         poTc : out std_logic;
18         poQ : out std_logic_vector(N-1 downto 0)
19
20     );
21
22 end entity;
23
24
25 architecture A_Ejer2 of Ejer2 is
26
27     signal sTc : std_logic;
28     signal sQ : std_logic_vector(N-1 downto 0);
29     signal sD : std_logic_vector(N-1 downto 0);
30     signal sMuxIn : std_logic_vector(N-1 downto 0);
31     signal sB : std_logic_vector(N-1 downto 0);
32
33
34 begin
35
36     sMuxIn <= std_logic_vector( unsigned(sQ) + 1 );      -- Tomo sQ le sumo uno y lo pongo en
37     La primer entrada del MUX
38
39     sD <= sMuxIn when sTc = '0' else (others => '0'); -- MUX selecciona entrada con sTc y
40     pone en la salida sMuxIn o "00...00"
41
42     sB <= std_logic_vector( unsigned(piMod) - 1 );      -- Resto 1 a la entrada piMod y lo
43     pongo en B
44
45     sTc <= '1' when sB = sQ else '0';                  -- comparo sQ y sB, si son iguales sTc es 1
46
47     poQ <= sQ;                                          -- asigno las signals a las salidas
48     poTc <= sTc;
49
50     process(piClk, piRst)
51
52     begin
53
54         if(piRst = '1') then
55
56             sQ <= (others => '0');
57
58             elsif(rising_edge(piClk)) then
59
60                 sQ <= sD;
61
62             end if;
63
64         end process;
65
66 end architecture;

```