Design and Characterization of a GaN Class AB S-Band Power Amplifier for CubeSat Downlink Applications

***Abstract*—This work presents the design, simulation, and experimental characterization of a class AB S-band power amplifier (PA) for CubeSat downlink applications in Low Earth orbit (LEO). The amplifier employs a discrete GaN HEMT, selected for its superior power density and thermal performance. A link budget analysis determined that 1 W output power is sufficient for a 2.96 Mbps downlink using QPSK modulation at elevation angles above 20 degrees. The circuit was designed on a four-layer FR4 substrate, with matching networks implemented using distributed components. Load-pull simulations under large-signal harmonic balance analysis were used to determine the optimum load impedance maximizing power-added efficiency (PAE). Measured small-signal characterization shows a center frequency of 2.11 GHz, a gain of 13.26 dB, and a VSWR below 1.92:1 over a 70 MHz bandwidth. Large-signal measurements yield a 1 dB compression point (P1dB) of 30.3 dBm, an OIP3 of 39.83 dBm, and a drain efficiency of 32.94% at an output power of 30.92 dBm. Strong agreement between simulations and measurements validates the design methodology, positioning this platform as a foundation for future RF developments in small satellite systems.**

***Index Terms*—Gallium nitride (GaN), power amplifiers, Class AB, CubeSat, S-Band, large signal simulation**

I. Introduction

Power amplifiers (PAs) are a critical subsystem in any RF transmitter chain, responsible for boosting the signal to the power levels required for reliable communications over long distances. In satellite systems, this role is particularly demanding, as the PA must deliver sufficient power to close the downlink budget while operating under strict energy, mass, and thermal constraints, and withstanding the harsh conditions of the space environment, including ionizing radiation, wide thermal swings, and high vacuum.

Gallium Nitride High Electron Mobility Transistors (GaN HEMTs) have established themselves as strong competitors to conventional technologies such as GaAs and Si in RF power amplifiers designs, given their superior breakdown voltage, elevated power density, wide thermal operating range, and capability for operation at high frequencies [1]–[3]. These properties make GaN transistors well suited for a wide range of applications, such as broadband, high-power, and high-efficiency designs.

In parallel, the CubeSat standard has fundamentally changed the landscape of space missions. Originally conceived as a low-cost platform based on 10×10×10 cm modular units (1 U) [4], CubeSats have evolved into capable research and commercial platforms used for several applications, such as Earth observation, telecommunications, and technology demonstration. Their reduced size and mass impose severe constraints on the RF subsystems: the PA must be compact, efficient, and capable of sustaining reliable operation in LEO without active thermal management or human intervention.

This work presents the design and experimental characterization of a single-stage, Class AB, 1 W GaN power amplifier targeting the S-Band downlink at 2.2 GHz for CubeSat applications. The output power level was determined from a link budget analysis supporting data rates up to 4.44 Mbps.

This paper is organized as follows. Section II presents the theoretical background, link budget analysis, and measurement methodology. Section III describes the proposed circuit design. Section IV reports simulation and experimental results, including S-parameters, P1dB, harmonic distortion, and OIP3. Section V draws conclusions and outlines future work.

II. Materials and Methods

A. Link Budget Analysis

Downlink communications from LEO face challenges associated with link geometry and the propagation environment. While orbital altitudes are substantially lower than geostationary systems, free-space path losses remain significant and vary with the elevation angle. Additional impairments include electromagnetic interference from co-existing systems and atmospheric and ionospheric effects that cause signal attenuation and fluctuations. These conditions, combined with the limited transmit power available on CubeSat platforms, impose tight design margins.

A link budget analysis was carried out to determine the minimum elevation angle at which reliable communication is feasible for a fixed channel bandwidth of 2 MHz, evaluating three modulation schemes: QPSK, 8PSK, and 16PSK. These schemes were selected for their constant or near-constant envelope, which limits amplitude variations in the transmitted signal and reduces the risk of driving the amplifier into its nonlinear region [5]. For a roll-off factor of $\alpha = 0.35$, this bandwidth yields symbol rates and achievable data rates of 2.96 Mbps for QPSK, 4.44 Mbps for 8PSK, and 5.93 Mbps for 16PSK. The calculations were performed following the methodology described in [6], implemented in a Python script that allowed parametric tuning of the system parameters. The assumed values are listed in Table I.

Free-space path loss was computed from the satellite-to-ground distance $D(\epsilon)$, given by (1)

$$D = \sqrt{(r_E + h)^2 - r_E^2 \cos^2 \epsilon} - r_E \sin \epsilon \tag{1}$$

where r_E is Earth's mean radius, $h = 600\,\text{km}$ is the orbital altitude, corresponding to the region of highest orbital object density in LEO (600–800 km) [7, Sec. 1.3.1], and ϵ is the elevation angle. For each modulation scheme, a 1 dB margin above the minimum E_b/N_0 required for a bit error rate (BER) of 10^{-5} was imposed.

The operating frequency was set to 2.2 GHz, in proximity to both the 2170–2200 MHz band allocated to the Mobile Satellite Service (MSS) for downlinks and the 2200–2290 MHz band designated for space research, as defined by the ITU Radio Regulations [8]. Operating near this boundary ensures spectral compatibility with MSS systems while remaining aligned with frequencies used in space exploration and research missions.

Fig. 1 shows the available E_b/N_0 as a function of elevation angle for each modulation scheme, alongside the corresponding minimum required E_b/N_0 indicated by horizontal dashed lines. QPSK becomes viable above an elevation angle of 20°, requiring a minimum E_b/N_0 of 10.6 dB. 8PSK requires 14.3 dB, achievable above 51°. 16PSK demands 19.3 dB, a threshold that is not reached within the elevation range considered under the assumed link parameters, making it unsuitable for this configuration. These results support the adoption of adaptive modulation schemes, switching between QPSK and 8PSK as a function of satellite elevation, to maximize throughput while maintaining a reliable link margin throughout the pass.




Fig. 1: Available E_b/N_0 vs. elev. angle for QPSK, 8PSK, and 16PSK over a 2 MHz BW at 2.2 GHz. Dashed lines indicate the minimum E_b/N_0 required. Filled markers denote the minimum feasible elevation angle for each scheme.

B. GaN Technology for RF Power Amplifiers

The demanding requirements of CubeSat RF subsystems, high output power, efficiency, and reliability within tight mass and volume constraints, call for a transistor technology capable of delivering high power density while withstanding the thermal and electrical stresses of space operation. GaN HEMTs have emerged as a strong candidate for this role, and are examined in this section.

GaN is a wide-bandgap semiconductor with a bandgap energy of approximately 3.4 eV, significantly higher than silicon's 1.12 eV. This translates into higher breakdown voltages and higher operating temperatures. The higher critical electric field also results in greater electron saturation velocity, which supports operation at microwave and millimeter-wave frequencies [9].

These transistors are implemented using an AlGaN/GaN heterostructure typically grown on Si, SiC, or sapphire substrates. The lattice mismatch and spontaneous polarization at the AlGaN/GaN interface induce a two-dimensional electron gas (2DEG) with high carrier density and mobility, without doping in the channel region [10]. Most GaN HEMTs, including the device used in this paper, are depletion-mode transistors, meaning the channel conducts by default and a negative gate voltage is required to turn off the device. This characteristic imposes a specific power-up and power-down sequence, the gate bias must be applied before the drain voltage and removed after it, to avoid driving the device into an uncontrolled high-current state that could permanently damage both the transistor and the surrounding circuit. Furthermore, the high power density achievable in GaN devices, with values on the order of 40 W/mm having been demonstrated [11], enables compact implementations well suited to mass and volume-constrained platforms such as CubeSats. The incorporation of field plates at the gate further extends this capability by redistributing the electric field at the gate edge, suppressing peak values and improving both breakdown voltage and linearity [12].

TABLE I: Link Budget Parameters

Parameter	Symbol	Value
Bandwidth	BW	2 MHz
Transmit power	P_T	0 dBW
TX antenna gain	G_T	7 dBi
RX antenna gain	G_R	27 dBi
Transmitter losses	L_{TX}	1 dB
Pointing loss	L_{point}	1 dB
Atmospheric losses	L_{atm}	1 dB
Antenna noise temp.	T_{ant}	55 K
LNA noise temp.	T_{LNA}	70 K
Orbital altitude	h	600 km

C. Class AB Operation

The transistor technology alone does not determine the amplifier's performance, the choice of operating class defines how the device is biased and driven, directly affecting both efficiency and linearity. Class A amplifiers conduct for the

full cycle (360°), offering the best linearity but a theoretical maximum drain efficiency of only 25% for a resistive load, a significant limitation for power-constrained platforms such as CubeSats where every milliwatt of dissipated power carries a thermal and energy budget cost. At the opposite extreme, Class C amplifiers conduct for less than half a cycle (below 180°), achieving higher theoretical efficiencies but introducing significant nonlinear distortion, incompatible with the constant-envelope modulation schemes discussed in Section II-A.

Class AB amplifiers conduct for more than half but less than a full cycle. As the conduction angle approaches 180° (Class B limit), the theoretical drain efficiency approaches 78.5%, decreasing gradually as the bias is increased toward Class A. This intermediate region allows the designer to balance efficiency, linearity, and device stress within a single topology. Moreover, the power density achievable in GaN devices enables a Class AB design to meet the target output power in a single stage, reducing board area and circuit complexity compared to multi-stage approaches. For CubeSat applications, where both the power budget and signal fidelity are constrained, Class AB provides a practical and robust solution.

III. Proposed Approach

A single-stage Class AB power amplifier was designed to operate at a center frequency of 2.2 GHz, targeting an output power of 30 dBm for a drain efficiency of 30% at the 1 dB compression point, using the CGH40006S GaN HEMT transistor (MACOM) [13]. The circuit was fabricated on a four-layer PCB manufactured by JLCPCB using the JLC04161H-7628 stackup, shown in Table II, which provides a controlled 50 Ω impedance for the transmission lines.

To allow post-fabrication tuning of the transmission lines, additional short traces were included close to other circuit traces throughout the PCB. These traces are unconnected and can be selectively incorporated to introduce stubs of variable length or to extend existing lines, enabling adjustment and further testing of the matching networks without requiring a new board revision. Fig. 2 shows the fabricated PCB.

The overall architecture is shown in Fig. 3. The input stage comprises a high-pass filter (HPF), a bias-tee, and a stability network, while the output stage consists of a bandpass filter (BPF) and a bias-tee. Both the input and output networks were designed to achieve impedance matching at the operating frequency, with the target impedances determined from load-pull simulation results.

TABLE II: PCB Stackup

Layer	Relative Permittivity (Dk)	Thickness
Top	Copper	0.035mm
Prepreg	4.4	0.21040mm
Inner L2	Copper	0.0152mm
Core	4.6	1.065mm
Inner L3	Copper	0.0152mm
Prepreg	4.4	0.21040mm
Bottom	Copper	0.035mm

A. Circuit Biasing

Biasing is provided through a bias-tee at each port, consisting of an RF choke and a DC block capacitor. The RF choke presents a high impedance at the operating frequency, isolating the DC supply from the RF signal path, while the DC block capacitor prevents the DC bias from reaching the RF ports. Additional bypass capacitors were placed along the power supply rails to filter out supply noise. The bias point was set at a drain voltage $V_D = 28\,\text{V}$ and a gate voltage $V_G = -2.6\,\text{V}$, resulting in a drain current of $I_D = 100\,\text{mA}$ and a gate bias current of 7 mA, corresponding to Class AB operation.

B. Simulation-assisted Design Methodology

The circuit was simulated using a SPICE-based simulator with harmonic balance (HB) analysis. A transistor simulation model and passive component models, including transmission line models, were incorporated. Small-signal S-parameter simulations were used to evaluate the stability of the design over a broad frequency range (0.5–8 GHz). Load-pull simulation was performed by sweeping input and load impedances under large-signal (HB analysis) conditions to map power-added efficiency (PAE), output power, and gain contours, enabling the selection of the optimal output termination impedance [5].

C. Load-Pull and Matching Networks

Load-pull analysis sweeps the load impedance across the Smith chart under large-signal excitation, mapping figures of merit such as PAE, output power, and gain at each impedance point. The resulting contours enable the selection of the termination that best satisfies the target performance trade-off.

The output matching network was designed based on the results of load-pull simulation, which identified the optimal load impedance maximizing PAE at the target output power level. The input matching network was subsequently optimized to maximize power transfer and overall circuit performance. A point offering a favorable trade-off among PAE, gain, and output power was selected from the load-pull contours for an input power of 14 dBm, shown in Fig. 4. The load-pull analysis determined an optimal load impedance of (24.1 + j52) Ω.




Fig. 2: Fabricated PCB of the proposed 2.2 GHz GaN power amplifier.




Fig. 3: Block diagram of the proposed power amplifier, including the input matching, biasing, stabilization, and output matching networks.

D. Stability Network

The small-signal stability of an amplifier can be analyzed by studying the μ_{source} and μ_{load} parameters, derived from the S-parameters of the circuit. According to [14], if either parameter exceeds unity for all frequencies, the circuit is unconditionally stable. This constitutes both a necessary and sufficient condition.

Unconditional stability was ensured across the 0.5–8 GHz frequency range by implementing a stabilization network at the transistor gate, consisting of a parallel RC circuit followed by a resistive voltage divider [15]. Additionally, a shunt resistor was included on the PCB as an optional post-fabrication tuning element to allow stability adjustments without requiring a board revision. To verify the network's effectiveness, both stability factors were extracted from simulated small-signal S-parameters. As illustrated in Fig. 5, μ_{source} and μ_{load} exceed unity throughout the entire range, confirming the small-signal unconditional stability of the amplifier.

E. Output Waveforms

A 5th-order harmonic balance simulation was conducted to analyze the large-signal spectral response of the proposed design and evaluate the harmonic content at the output, providing insight into the nonlinear behavior of the amplifier under operating conditions. The input RF power was set to 14 dBm into a 50 Ω matched load. Fig. 6 shows the simulated output harmonic spectrum from the fundamental frequency up to the fifth harmonic.

IV. Measurement Setups

To experimentally validate the design, a set of measurements was carried out covering small-signal behavior, large-signal power performance, and nonlinear characterization. Each measurement required a dedicated setup, described in the following subsections.

A. S-Parameters Measurement Setup

S-parameters were measured to validate the matching network design and characterize the small-signal behavior of the amplifier. A Keysight N5242B PNA-X vector network




Fig. 4: Load-pull simulation contours: PAE (blue) and P_{out} (red) on the Smith chart




Fig. 5: Simulated source and load stability factors (μ) as a function of frequency. The load stability factor (blue) and source stability factor (orange) remain above the unconditional stability threshold ($\mu = 1$, red dashed line) across the whole frequency range, indicating stable operation.




Fig. 6: Harmonic balance simulation results showing the output power spectrum up to the fifth harmonic.

analyzer (VNA), calibrated using the TOSM method with a Keysight 85052B calibration kit, was employed. A fixed 30 dB attenuator was inserted at the output port to protect the VNA receiver from high power levels. Consequently, only S_{21} and S_{11} are reported. The attenuator's effect was de-embedded from the measured S_{21} by adding the nominal attenuator value.

B. Power Output Measurement Setup

A power output measurement was carried out to characterize the large-signal behavior of the amplifier. Since the device under test requires drive levels beyond the native output capability of the measurement instrument, a Mini-Circuits ZX60-83LN12+ driver amplifier was inserted between the Keysight N5242B signal source and the PA under test. Output power was measured with a Keysight U8485A power sensor preceded by a 20 dB attenuator and a 10 dB attenuator, as shown in Fig. 7. The input was swept in 2.5 dBm steps at the nominal operating frequency of 2.2 GHz. The values obtained from this measurement were used to determine the gain and the 1 dB compression point of the amplifier.

C. Harmonic Power Measurement Setup

Due to the intrinsic nonlinearity of any active device, as well as the operating class at which the amplifier is biased, PAs generate harmonic distortion that degrades spectral purity and may cause out-of-band interference. To characterize this




Fig. 7: Output power measurement setup including the PNA as RF signal source, driver amplifier, DUT, two cascaded attenuators at the DUT output, and a power sensor.




Fig. 8: Harmonic power measurement setup including the RF signal source, DUT, the 20 dB attenuator, and the spectrum analyzer.

behavior, the second and third harmonics were measured using a Siglent SSG3032X-IQE signal generator as the CW RF source at 2.2 GHz and a Keysight N9322C spectrum analyzer at the output, as illustrated in Fig. 8. A 20 dB attenuator was placed at the analyzer input for protection. The input power was swept from 0 dBm to 20 dBm in 5 dBm steps.

D. OIP3 Measurement Setup

The third-order intercept point (OIP3) was obtained using the "IMD Sweep"(S93087B IMD) software application of the Keysight N5242B PNA-X VNA [16]. As with the power output measurement, a Mini-Circuits ZX60-83LN12+ driver amplifier was added between the VNA's signal source and the DUT to reach the drive levels required to manifest the amplifier's nonlinear effects. Also, two attenuators of 20 dB and 10 dB were added to the DUT output to protect the VNA ports.

The frequency separation of the tones was set to 10 MHz, and their power was set to $P_{in} = -5$ dBm

V. Experiments and Results

A. Measured S-Parameters

Figs. 9 and 10 present the simulated and measured S_{11} and S_{21} parameters, respectively, over the DC–5 GHz range. A resonance outside the band of interest was identified in the measured response. This feature was not predicted by the original simulation model and is attributed to parasitic effects of the PCB layout and component packaging that were not fully captured in the initial model.

The measured center frequency is 2.11 GHz, corresponding to a 90 MHz shift from the design target of 2.2 GHz. This shift is attributed to the series equivalent inductance (ESL) of the stabilization resistors, which was not accounted for in the original model. Incorporating an ESL of 0.5 nH per resistor, a value consistent with published data for 0603-package thin-film resistors [17], brings the simulated center frequency into agreement with the measurement. The overall small-signal behavior closely matches the design objectives.

B. P1dB Extraction

The 1 dB gain compression point (P1dB) is a key figure of merit for power amplifiers, defined as the input power level at which the output power deviates by 1 dB from the extrapolated




Fig. 9: Comparison of the simulated (dashed line) and measured (solid line) S_{11} of the fabricated power amplifier.




Fig. 10: Comparison of the simulated (dashed line) and measured (solid line) S_{21} of the fabricated power amplifier.

small-signal linear response. It marks the boundary of the amplifier's linear operating region [18, pp. 512–513].

Fig. 11 shows the measured output power as a function of input power for the complete test chain (driver amplifier and PA under test). Because the driver amplifier itself enters compression within the measurement range, the P1dB of the system under test cannot be read directly from the measured output power curve. Instead, the cascade compression expression (2) was applied, which refers the compression of each stage to the system input and combines their contributions inversely weighted by the gain of the preceding stages [19]. The PA P1dB was extracted by solving this expression using the known gain and compression values of the driver stage, yielding a P1dB of 30.3 dBm at an operating frequency of 2.2 GHz.

$$\frac{1}{P_{1dB_{sys}}} = \frac{1}{G_2 \cdots G_N P_{1dB_1}} + \frac{1}{G_3 \cdots G_N P_{1dB_2}} + \cdots + \frac{1}{P_{1dB_N}} \quad (2)$$

C. Gain, Drain efficiency and Bandwidth

1) Gain: The small-signal gain of the amplifier was extracted from the power measurement chain. The input and output power at the PA terminals were computed as:

$$P_{in,PA} = P_{in,sys} + G_{driver} \quad (3)$$

$$P_{out,PA} = P_{out,sys} + |A_{att}| \quad (4)$$

where $P_{in,sys}$ is the system input power, G_{driver} is the gain of the driver stage, $P_{out,sys}$ is the measured system output power, and $|A_{att}|$ is the total attenuation of the attenuator chain, with all quantities in dBm and dB respectively. The gain was then calculated as:

$$G = P_{out,PA} - P_{in,PA} \quad (5)$$

A small-signal gain of 13.26 dB was obtained.




Fig. 11: Measured output power (blue) and gain (orange) as a function of input power for the driver-DUT chain. The dotted gray line represents the ideal linear transfer characteristic obtained from the small-signal gain extrapolation.

2) Drain Efficiency: Drain efficiency (η_D) was evaluated at the measurement point closest to the 1 dB compression point, corresponding to an output power of 30.92 dBm, and computed as:

$$\eta_D = \frac{P_{out,PA}}{P_{DC}} \times 100\% \quad (6)$$

where $P_{out,PA}$ is the output power delivered by the amplifier and P_{DC} is the DC power consumed. A drain efficiency of 32.94% was obtained.

3) Bandwidth: The operating bandwidth was determined from the measured S_{11} response. The two frequency points at which S_{11} crosses the -10 dB threshold within the region of interest were identified, and the bandwidth was defined as their difference, obtaining a 70 MHz value.

D. Measured Harmonic Distortion

The second and third harmonics were measured at $P_{in} = 20\,\text{dBm}$, approximately at the P1dB operating point, representing the worst-case nonlinear condition during normal amplifier operation. The second harmonic rejection was 26.74 dBc and the third harmonic rejection was 42.21 dBc. These values represent the minimum expected performance in linear operation below P1dB. The measured harmonic content differs from the simulation model, which is attributed to a frequency shift in the output filter's rejection band. This can be observed in the amplifier's forward transmission response (S21), where the output filter stopband appears shifted toward lower frequencies.

E. Measured OIP3

The output-referred third-order intercept point (OIP3) is another parameter that characterizes the nonlinear behavior of the amplifier. It is a figure of merit that indicates the output power at which the third-order intermodulation products (IM3) become comparable to the fundamental signal. It is an important value as the IM3s are typically encountered in the operating band. The OIP3 is a theoretical point defined as the intersection of the extrapolation of the output power transfer curve with respect to the input power, with a unity slope on a log-log scale, and the extrapolation of the IM3 response as a function of the input power, where the slope is 3 dB/dB for the same scale [18, pp. 515–517].

The OIP3 was determined for the driver and power amplifier chain. Fig. 12 shows the OIP3 of the chain for a wide range of frequencies. As with the P1dB, the nonlinearity of the driver amplifier affects the chain OIP3. For this reason, the OIP3 value for the DUT was obtained from equation (7).

$$OIP3_{sys} = \left(\frac{1}{OIP3_{N-1} \cdot G_N} + \frac{1}{OIP3_N} \right)^{-1} \tag{7}$$

An OIP3 of 39.83 dBm was obtained. This value is consistent with the expected experimental relationship between the P1dB and the OIP3, where the OIP3 is usually 10 to 15 dB larger than the P1dB [18, p. 516].

F. Summary of Results

Table III summarizes the key measured performance parameters of the fabricated amplifier, providing a consolidated overview of the characterization results presented throughout this section.

TABLE III: RF Power Amplifier Measured Performance Summary

Parameter	Value
Center Frequency	2.11 GHz
Bandwidth (BW)	70 MHz
1 dB Compression Point ($P_{1\text{dB}}$)	30.30 dBm
Third-Order Intercept (OIP_3)	39.83 dBm
Small-Signal Gain	13.26 dB
Drain Efficiency	32.94% @ $P_{out} = 30.92$ dBm
VSWR	<1.92:1

VI. Conclusions

An S-band power amplifier was designed, fabricated and characterized. The experimental results are aligned with the design requirements. A favorable compromise was obtained between output power and linearity, with a P1dB of 30.3 dBm and an OIP3 of 39.83 dBm. The drain efficiency reached 32.94% at an output power of 30.9 dBm. The design parameters are summarized in Table III.

The obtained output power and bandwidth validate the module for data transmission at a 2.96 Mbps rate with a BER lower than 10^{-5} for the downlink in LEO missions.

Finally, the correlation between experimental results and simulated values confirms the proposed design methodology, consolidating a development and characterization platform for RF modules that can be reused in future aerospace applications.

Acknowledgment

References

[1] K. Boomer, L. Scheick, and A. Hammoud, "Body of Knowledge for Gallium Nitride Power Electronics," National Aeronautics and Space Administration, Cleveland, OH, USA, Tech. Rep. NTRS-20205007412, 2020. [Online]. Available: https://ntrs.nasa.gov/citations/20205007412

[2] U. K. Mishra, L. Shen, T. E. Kazior, and Y.-F. Wu, "Gan-based rf power devices and amplifiers," *Proceedings of the IEEE*, vol. 96, no. 2, pp. 287–305, 2008.

[3] O. Deblecker, Z. De Greve, and C. Versèle, *Comparative Study of Optimally Designed DC-DC Converters with SiC and Si Power Devices*. London, UK: IntechOpen, 2015, pp. 143–173.

[4] California Polytechnic State University, "CubeSat Design Specification (CDS)," California Polytechnic State University, San Luis Obispo, CA, USA, Tech. Rep. Rev. 14.1, 2022. [Online]. Available: https://www.cubesat.org/cubesatinfo

[5] S. C. Cripps, *RF Power Amplifiers for Wireless Communications*, 2nd ed. Boston, MA, USA: Artech House, 2006.

[6] J. S. Seybold, *Introduction to RF Propagation*. Hoboken, NJ, USA: John Wiley & Sons, Ltd, 2005, ch. 4.

[7] P. D. Anz-Meador, J. N. Opiela, D. Shoots, and J.-C. Liou, "History of On-Orbit Satellite Fragmentations, 15th Edition," NASA Johnson Space Center, Houston, TX, USA, Tech. Rep. NASA/TM-2018-220037, 2018. [Online]. Available: https://ntrs.nasa.gov/citations/20180008451




Fig. 12: Frequency sweep of the measured output third-order intercept point (OIP3) for the driver–DUT chain.

[8] International Telecommunication Union, "Radio Regulations 2024, Volume 1: Articles," International Telecommunication Union, Geneva, Switzerland, Tech. Rep., 2024. [Online]. Available: http://handle.itu.int/11.1002/pub/8229633e-en

[9] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*, 3rd ed. Cambridge, UK: Cambridge University Press, 2021, ch. 5.

[10] O. Ambacher, B. Foutz, J. Smart, J. Shealy, N. Weimann, K. Chu, M. Murphy, A. Sierakowski, W. Schaff, L. Eastman, R. Dimitrov, A. Mitchell, and M. Stutzmann, "Two dimensional electron gases induced by spontaneous and piezoelectric polarization undoped and doped algan/gan heterostructures," *Journal of Applied Physics*, vol. 87, pp. 334–344, 01 2000.

[11] Y.-f. Wu, M. Moore, A. Saxler, T. Wisleder, and P. Parikh, "40-w/mm double field-plated gan hemts," in *2006 64th Device Research Conference*, 2006, pp. 151–152.

[12] C.-Y. Chiang, H.-T. Hsu, and E. Y. Chang, "Effect of field plate on the rf performance of algan/gan hemt devices," *Physics Procedia*, vol. 25, pp. 86–91, 2012, international Conference on Solid State Devices and Materials Science, April 1-2, 2012, Macao. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S1875389212004701

[13] MACOM Technology Solutions, "Cgh40006s: 6 w rf power gan hemt," 2025. [Online]. Available: https://www.macom.com/products/product-detail/CGH40006S

[14] M. Edwards and J. Sinsky, "A new criterion for linear 2-port stability using a single geometrically derived parameter," *IEEE Transactions on Microwave Theory and Techniques*, vol. 40, no. 12, pp. 2303–2311, 1992.

[15] I. J. Bahl, *Stability Analysis*. John Wiley & Sons, Ltd, 2009, ch. 17, pp. 479–505.

[16] Keysight Technologies, *PNA Family Microwave Network Analyzers (N522x/3x/4xB) Configuration Guide*, Keysight Technologies, 2026, [Accessed: Jun. 14, 2026]. [Online]. Available: https://www.keysight.com/us/en/assets/7018-05185/configuration-guides/5992-1465.pdf

[17] Vishay Intertechnology, Inc., "Frequency Response of Thin Film Chip Resistors," Vishay Intertechnology, Inc., Tech. Rep. VSE-TN0004-0605, 2006. [Online]. Available: https://www.vishay.com/docs/49427/vse-tn00.pdf

[18] D. M. Pozar, *Microwave Engineering*, 4th ed. Hoboken, NJ, USA: John Wiley & Sons, 2012, ch. 10.

[19] M. Dong, *RF Circuits and Applications for Practicing Engineers*. Boston, MA, USA: Artech House, 2021, pp. 244–246.