


# **Introduction to GPUs**

Nikos Hardavellas

Some slides/material from:
UToronto course by Andreas Moshovos
UIUC course by Wen-Mei Hwu and David Kirk
UCSB course by Andrea Di Blas
Universitat Jena by Waqar Saleem
NVIDIA by Simon Green and many others







# Let's see what we can get: Calculation Capability


Cache


- How many calculation units can be built?
- · Today's silicon chips
  - 15B+ transistors (e.g., NVIDIA GP100)
  - 52b multiplier
    - 30K transistors
    - ~500K multipliers
  - Chip area:
    - 260 mm<sup>2</sup> (mid-range)
    - 600 mm<sup>2</sup> (high-end, really large)
  - 85 µm<sup>2</sup> for FP unit (overestimated)
    - ~3-7K FP units
- Frequency ~ 3Ghz common today
  - → Can build lots of calculation units! (Trend: even more)


ALU ALU

GPU


▶ But, why GPUs and not Multicores with 1000+ cores?







```
Sequential Execution Model
int a[N]; // a is image, N is large
for (i = 0; i < N; i++){
   a[i] = a[i] * fade;
  }
                                    Flow of control / Thread
                                    One instruction at the time
                      a[i]
                                    Optimizations possible at
                                     the machine level
                      a[i+1]
                                     This is the predominant
                                     CPU model
                                    Lots of optimizations to
                      a[i+2]
                                     shorten the time required
                                    for each individual operation
```





```
Single Program Multiple Data / SPMD


int a[N]; // N is large


for all elements do in parallel {
  if (a[i] > threshold) a[i]*= fade;
}


Code is statically identical across all threads
  Execution path may differ
  The model used in today's Graphics Processor Units (GPUs) is a mix of SPMD and SIMD
```



















## Computation partitioning:

- CUDA exposes the hardware to the programmer
- Programmer must manually partition work appropriately
- At the highest level:
  - Think of computation as a series of loops:




- Per-Kernel partitioning: Think of data as an array




# Per Kernel Computation Partitioning

· Computation Grid Example: 2D Case



- Thread-block scheduled in one streaming multiprocessor (SM)
  - Once scheduled, cannot be pre-empted (must finish execution)
  - Thread-blocks execute same program (SPMD)
  - Threads within a thread-block organized into warps (32 SIMD threads)
- Threads use their ID to determine which data to work on





#### **Execution Model: Ordering**

- Execution order is undefined
- Do not assume nor use:
  - block 0 executes before block 1
  - Thread 10 executes before thread 20
  - · And any other ordering even if you can observe it
  - Future implementations may break this ordering
  - It's not part of the CUDA definition
  - Why? More flexible hardware options

### Execution Model Summary (for your reference)

- Grid of blocks of threads
  - 1D/2D/3D grid of blocks, 1D/2D/3D blocks of threads
- All blocks are identical:
  - same structure and # of threads
  - Blocks are SPMD, warps within blocks are SIMD
- Block execution order is undefined
- Same block threads:
  - can synchronize and share data fast (via global or shared memory)
- Threads from different blocks:
  - Cannot cooperate
  - Communication through global memory
- · Blocks do not migrate: execute on the same SM
- Several blocks may run over the same SM
- Threads and Blocks have IDs
  - Simplifies data indexing
  - Can be 1D, 2D, or 3D (threads)







Memory Model Summary						
Memory	Location	Cached	Access	Scope		
Local	off-chip	No	R/W	thread		
Shared	on-chip	N/A	R/W	all threads in a block		
Global	off-chip	No	R/W	all threads + host		
Constant	off-chip	Yes	RO	all threads + host		
Texture	off-chip	Yes	RO	all threads + host		

The host can R/W: global, constant, and texture memories

# CUDA API Highlights: Easy and Lightweight

- The API is an extension to the ANSI C programming language
  - → Low learning curve
- The hardware is designed to enable lightweight runtime and driver
  - → High performance





```
int a[N];
for (i =0; i < N; i++)
a[i] = a[i] + x;

1. Allocate CPU Data Structure
2. Initialize Data on CPU
3. Allocate GPU Data Structure
4. Copy Data from CPU to GPU
5. Define Execution Configuration
6. Run Kernel
7. CPU synchronizes with GPU
8. Copy Data from GPU to CPU
9. De-allocate GPU and CPU memory
```

```
My first CUDA Program / Skeleton
  global___ void arradd (float *a, float f, int N)
 int i = blockldx.x * blockDim.x + threadldx.x;
                                                                    GPU
 if (i < N) a[i] = a[i] + f;
int main()
 float h_a[N]; /* allocate cpu container */
                                                                    CPU
 for (int i=0; i < N; i++) h a[i] = (float) i; /* initialize */
 float *d a;
 cudaMalloc ((void **) &d_a, SIZE);
 cudaMemcpy (d_a, h_a, SIZE, cudaMemcpyHostToDevice));
 arradd <<< n_blocks, block_size >>> (d_a, 10.0, N);
 cudaThreadSynchronize ();
 cudaMemcpy (h_a, d_a, SIZE, cudaMemcpyDeviceToHost));
 CUDA_SAFE_CALL (cudaFree (a_d));
```

# 1. Allocate CPU Data container

```
float *ha;

main (int argc, char *argv[])
{
  int N = atoi (argv[1]);
  ha = (float *) malloc (sizeof (float) * N);
  ...
}
```

## No memory allocated on the GPU side

- Pinned memory allocation results in faster CPU to/from GPU copies
- But pinned memory cannot be paged-out

```
- cudaMallocHost (...)
```

#### 2. Initialize CPU Data

```
float *ha;
int i;

for (i = 0; i < N; i++)
   ha[i] = i;</pre>
```

#### 3. Allocate GPU Data container

## **GPU Memory Allocation**

- The host manages GPU memory allocation:
  - cudaMalloc (void \*\*ptr, size t nbytes)
  - Must explicitly cast to (void \*\*)
    - cudaMalloc ((void \*\*) &da, sizeof (float) \* N);
  - cudaFree (void \*ptr);
    - cudaFree (da);
  - cudaMemset (void \*ptr, int value, size\_t
     nbytes);
    - cudaMemset (da, 0, N \* sizeof (int));
- Check the CUDA Reference Manual

# 

# Host/Device Data Transfers

- The host initiates all transfers:
- enum cudaMemcpyKind
  - cudaMemcpyHostToDevice
  - cudaMemcpyDeviceToHost
  - cudaMemcpyDeviceToDevice

#### 5. Define Execution Configuration

How many blocks and threads/block

```
int threads_block = 64;
int blocks = N / threads_block;
if (blocks % N != 0)
    blocks += 1;
```

· Alternatively:

## 6. Launch Kernel & 7. CPU/GPU Synchronization

```
darradd <<<blooks, threads_block>>>(da, 10f, N);
cudaThreadSynchronize (); // forces CPU to wait
```

- <<<...>>> execution configuration
  - Instructs the GPU to launch  $blocks \ x \ threads\_block$  threads
  - Each thread executes the kernel function darradd(da, x, N)
- darradd: kernel name
  - this is the C procedure each thread executes
- (da, x, N): arguments to the procedure darradd()
  - No variable arguments

# Launch a Kernel with Multidimensional Blocks

• A kernel function must be called with an execution configuration:

```
dim3 DimGrid(100, 50);  // 5000 thread blocks
dim3 DimBlock(4, 8, 8);  // 256 threads per block
KernelFunc<<< DimGrid, DimBlock >>>(...args...);
```


 Any call to a kernel function is asynchronous from CUDA 1.0 on, explicit synch needed for blocking

## CPU/GPU Synchronization

- CPU does not block on kernel execution
  - cudaMemcpy() to/from host is synchronous
  - Kernel requests are queued and processed in-order
  - Control returns to CPU immediately
- · Good if there is other work to be done
  - e.g., preparing for the next kernel invocation
- · Eventually, CPU must know when GPU is done
- Then it can safely copy the GPU results
- cudaThreadSynchronize ()
  - Block CPU until all preceding cuda...() and kernel requests have completed

```
The GPU Kernel
__global___ darradd (float *da, float x, int N)
{
  int i = blockIdx.x * blockDim.x + threadIdx.x;
  if (i < N) da[i] = da[i] + x;
}

• BlockIdx: Unique Block ID.
  - Numerically asceding: 0, 1, ...
• BlockDim: Dimensions of Block = how many threads it has
  - BlockDim.x, BlockDim.y, BlockDim.z
  - Unused dimensions default to 0
• ThreadIdx: Unique per Block Index
  - 0, 1, ...
  - Per Block</pre>
```



# Generic Unique Thread and Block Index Calculations #1

#### 1D Grid / 1D Blocks:

UniqueBlockIndex = blockIdx.x;
UniqueThreadIndex = blockIdx.x \* blockDim.x +
threadIdx.x;

#### 1D Grid / 2D Blocks:

UniqueBlockIndex = blockIdx.x;
UniqueThreadIndex = blockIdx.x \* blockDim.x \* blockDim.y + threadIdx.y \* blockDim.x + threadIdx.x;

#### • 1D Grid / 3D Blocks:

UniqueBockIndex = blockIdx.x;
UniqueThreadIndex = blockIdx.x \* blockDim.x \* blockDim.y \* blockDim.z + threadIdx.z \* blockDim.y \* blockDim.x + threadIdx.y \* blockDim.x + threadIdx.x;

• Source: http://forums.nvidia.com/lofiversion/index.php?t82040.html

#### Generic Unique Thread and Block Index Calculations #2

#### 2D Grid / 1D Blocks:

UniqueBlockIndex = blockIdx.y \* gridDim.x + blockIdx.x; UniqueThreadIndex = UniqueBlockIndex \* blockDim.x + threadIdx.x;

#### · 2D Grid / 2D Blocks:

UniqueBlockIndex = blockIdx.y \* gridDim.x + blockIdx.x; UniqueThreadIndex =UniqueBlockIndex \* blockDim.y \* blockDim.x + threadIdx.y \* blockDim.x + threadIdx.x;

#### 2D Grid / 3D Blocks:

```
UniqueBlockIndex = blockIdx.y * gridDim.x + blockIdx.x;
UniqueThreadIndex = UniqueBlockIndex * blockDim.z *
blockDim.y * blockDim.x + threadIdx.z * blockDim.y *
blockDim.z + threadIdx.y * blockDim.x + threadIdx.x;
```

UniqueThreadIndex means unique per grid.

CUDA Function Declarations					
	Executed on the:	Only callable from the:			
device float DeviceFunc()	device	device			
global void KernelFunc()	device	host			
host float HostFunc()	host	host			

- \_\_global\_\_ defines a kernel function
  - Must return void
  - Can only call device functions
- \_\_device\_\_ and \_\_host\_\_ can be used together
  - Both versions of the code generated

#### device Example

Add x to a[i] multiple times

```
__device__ float addmany (float a, float b, int count)
{
    while (count--) a += b;
    return a;
}

__global__ darradd (float *da, float x, int N)
{
    int i = blockIdx.x * blockDim.x + threadIdx.x;

    if (i < N) da[i] = addmany (da[i], x, 10);
}</pre>
```

#### Kernel and Device Function Restrictions

- device functions cannot have their address taken
  - e.g., f = &addmany; \*f(...);
- · For functions executed on the device:
  - No recursion before compute capability 2.x

```
    darradd (...)
{
        darradd (...)
}
    Supported for __device__ on Fermi (2.x capability)
```


- Added support for \_\_global\_\_ on Kepler (3.x capability)
- No static variable declarations inside the function


```
• darradd (...)
{
    static int canthavethis;
}
```


- No variable number of arguments
  - e.g., something like  ${\tt printf}$  (...)

# Execution model guarantees

- Only that threads will execute
- Says nothing about the order
- Extreme cases:
  - #1: All threads run in parallel
  - #2: All threads run sequentially
    - Interleaving at synchronization points
- This is why the same CUDA program will run:
  - On the CPU
  - On a GPU with 1 unit
  - On a GPU with N units
    - Different models/price points









## **Execution Summary**

- Break data into Blocks (grid)
- Break Blocks into Warps
- Each Warp == 32 threads
  - Warp size is not part of the CUDA specification
  - It has always been 32 so far
- Allocate Resources
  - Registers, Shared Memory, Barriers
- Then allocate for execution
  - Blocks execute in SPMD
  - Warps execute in SIMD
  - A Warp is the smallest schedulable unit

```
My first CUDA Program / Skeleton
  global__ void arradd (float *a, float f, int N)
 int i = blockldx.x * blockDim.x + threadldx.x;
                                                                    GPU
 if (i < N) a[i] = a[i] + f;
int main()
 float h_a[N]; /* allocate cpu container */
                                                                    CPU
 for (int i=0; i < N; i++) h a[i] = (float) i; /* initialize */
 float *d a;
 cudaMalloc ((void **) &d_a, SIZE);
 cudaMemcpy (d_a, h_a, SIZE, cudaMemcpyHostToDevice));
 arradd <<< n_blocks, block_size >>> (d_a, 10.0, N);
 cudaThreadSynchronize ();
 cudaMemcpy (h_a, d_a, SIZE, cudaMemcpyDeviceToHost));
 CUDA_SAFE_CALL (cudaFree (a_d));
```





#### **Final Remarks**

- · Easy to write a CUDA program that works
- · Difficult to squeeze every out ounce of performance
  - Thread divergence (control statements, e.g., if-then-else)
  - Global memory accesses (are they coalesced?)
  - Shared memory accesses (bank conflicts?)
  - Device occupancy
    - · Limited hardware resources constrain #threads to execute
    - · Wastes resources if GPU not used fully
    - User has knobs to control occupancy
      - #blocks, #thread per block, #regs per thread, #shared memory
  - Synchronization
  - Algorithmic modifications (e.g., thread assignment)
  - If done properly: **50-150x improvements are common**

For more details: EECS 368/468

http://docs.nvidia.com/cuda/cuda-c-programming-guide/