POWER: USB 5V (D101) / LiPo (Q101) auto power path -> VSYS -> U6 LP5907 3.0 V -> +3V0_A (ADS1298 AVDD)
U6 EN = XIAO 3V3, so the AFE is off whenever the ESP32 is off. DVDD = XIAO 3V3.

XIAO ESP32-S3
U2
ADS_RESET 1
ADS_START 2
ADS_CS 4
ADS_DRDY 5
D0_IO1
D1_IO2
D2_IO3
D3_IO4
D4_IO5
D5_IO6
TX_IO43
D10_IO9
D9_IO8
D8_IO7
RX_IO44
14 VBUS
13 AGND
12 +3V3
11 SPI_MOSI
10 SPI_MISO
9 SPI_SCK
8
VBAT 15
AGND 16

B5819W
D101
VBUS
VSYS
#FLG07
PWR_FLAG

AO3401A
Q101
R104 100k
VBUS
VBAT
VSYS
C107 10uF
AGND

LP5907MFX-3.0
U6
VSYS 1
+3V3 3
IN
EN
OUT
GND
AGND 2
5 +3V0_A
C101 1uF
C102 100nF
+3V0_A
AGND

TEST POINTS
+3V0_A
+3V3
AGND
VSYS
RLD_OUT
ADS_DRDY
SPI_SCK
AGND

LiPo pads (protected cell)
J3
1 VBAT
2 AGND
#FLG04
PWR_FLAG
VBAT
#FLG02
PWR_FLAG
AGND

LiPo: J3 = two solder pads for the protected LiPo leads. XIAO BAT+/BAT- (U2 15/16) are under the module.

C120 100nF
C119 100nF
C118 10uF
+3V0_A
AGND

ADS1298IPAGR
U1
C121 1uF
C122 100nF
+3V3
AGND

RLD: 1M || 1.5nF feedback (330k series) to the REF electrode(s) limits DC fault current to <10 uA.
R101 1M
C111 1.5nF
R102 330k
RLD_OUT
RLD_INV
RLD_ELEC

INPUT RC: 22k series (limits fault and plug-insertion current) + 1nF C0G to AGND, ~7 kHz.
ADS1298 oversamples at 512 kHz, so this is the only anti-alias filter needed.

CH1 (TRS)
J1
S RLD_ELEC
R ELEC1_N
T ELEC1_P

ELEC1_P R201 22k CH1_P
ELEC1_N R202 22k CH1_N
ELEC2_P R203 22k CH2_P
ELEC2_N R204 22k CH2_N
ELEC3_P R205 22k CH3_P
ELEC3_N R206 22k CH3_N
C201 C0G CH1_P AGND
C202 C0G CH1_N AGND
C203 C0G CH2_P AGND
C204 C0G CH2_N AGND
C205 C0G CH3_P AGND
C206 C0G CH3_N AGND

ADS1298
U1
CH1_P 16
CH1_N 15
CH2_P 14
CH2_N 13
CH3_P 12
CH3_N 11
+3V0_A 10
+3V0_A 9
+3V0_A 8
+3V0_A 7
+3V0_A 6
+3V0_A 5
+3V0_A 4
+3V0_A 3
+3V0_A 2
+3V0_A 1
VCAP1 28
VCAP2 30
VCAP3 55
VCAP4 26
VREFP 24
AGND 25
IN1P
IN1N
IN2P
IN2N
IN3P
IN3N
IN4P
IN4N
IN5P
IN5N
IN6P
IN6N
IN7P
IN7N
IN8P
IN8N
VCAP1
VCAP2
VCAP3
VCAP4
VREFP
VREFN
AVDD 19 +3V0_A
AVDD1 54 +3V0_A
DVDD 48 +3V3
AVSS 20 AGND
AVSS1 53 AGND
DGND 33 AGND
WCT 64
RLDOUT 63 RLD_OUT
RLDIN 62 RLD_ELEC
RLDINV 61 RLD_INV
RLDREF 60
TESTP_PACE_OUT1 17 +3V0_A
TESTP_PACE_OUT2 18 +3V0_A
GPIO1 42
GPIO2 44
GPIO3 45
GPIO4 46
DAISY_IN 41 AGND
SCLK 40 SPI_SCK
DIN 34 SPI_MOSI
CS 39 ADS_CS
DOUT 43 SPI_MISO
CLK 37
CLKSEL 52 +3V3
START 38 ADS_START
DRDY 47 ADS_DRDY
PWDN 35 ADS_PWDN
RESET 36 ADS_RESET
RESV1 31 AGND

ELECTRODES: J1 TRS for CH1 (T +, R -, S REF).
J6 1 mm FPC carries CH1-CH3 for a flex array or breakout,
in parallel with J1 for CH1: use one or the other.
All REF pins share RLD_ELEC. J6 1/5/9 + MP = AGND guards.

FLEX ARRAY CH1-3 (FPC, 12 pin, 1mm pitch)
J6
AGND 1
ELEC1_P 2
ELEC1_N 3
RLD_ELEC 4
AGND 5
ELEC2_P 6
ELEC2_N 7
RLD_ELEC 8
AGND 9
ELEC3_P 10
ELEC3_N 11
RLD_ELEC 12
AGND MP

C112 10uF VREFP AGND
C113 100nF VREFP AGND
C114 22uF VCAP1 AGND
C115 1uF VCAP2 AGND
C116 1uF VCAP3 AGND
C117 1uF VCAP4 AGND

ADS1298: CH1-CH3 used, CH4-CH8 and TESTP tied to AVDD per datasheet (power down in firmware).
1, 2 or 3 channels by mode, no rework. HPF/LPF in firmware: capture ~0.5 Hz up at 4 kSPS+.
Lead-off detection and RLD channel selection are firmware settings.
Internal clock (CLKSEL high), internal 2.4 V reference.

R103 10k +3V3 ADS_CS
R105 10k +3V3 ADS_RESET
R106 10k +3V3 ADS_PWDN

SAFETY: with electrodes on the body and USB-C plugged in, run the laptop on battery,
unplugged from mains, or use a simulated input. Charge while worn only from
an isolated (Class II) charger.
LAYOUT: keep U1 and its supply away from the XIAO antenna.

Spec: emg_headband/hardware/emg_afe/README.md
1 to 3 channel surface EMG, ADS1298 + XIAO ESP32-S3, JLCPCB assembly

Sheet: /
File: emg_wearable_revA.kicad_sch

Title: EMG wearable AFE

Size: A3	Date: 2026-10-11	**Rev: A**
KiCad E.D.A. 10.0.7		Id: 1/1