# 5.5.3 verilog 语言的描述风格

### 三种描述风格:

行为描述: always语句, 使用功能描述

数据流描述: assign语句 ,使用布尔代数式描述

结构化描述: 元件例化

#### 5.5.4 基本逻辑电路的VHDL设计

### 一、组合电路

原则1:在always中用到的所有输入信号都出现在敏感信号列表中;

原则2: 电路的真值表必须在代码中完整的反映出来(使用default),

否则会生成锁存器;


原则3:使用if·· else··,必须完全互斥;

原则4:不能在一个表达式中对某个信号即读又写(不能反馈);

原则5:不能使用 <= 非阻塞赋值。

### 1. 三态门及总线缓冲器

```
module tri (din, en, dout);
input din, en;
output dout;
assign dout = en? din: 1'bz;
endmodule
```



8位数据总线?

```
module tri (din, en, dout);
input din, en;
output dout;
reg dout;
always @ (en, din)
 begin
  if (!en)
    dout = din;
   else
    dout = 1'bz;
 end
endmodule
        din-
                            -dout
                      \bigvee
                EN
        en
```

2. 3: 8译码器


```
module decode3 8(A,G1,G2,G3,Y);
input G1, G2, G3;
input [2:0] A;
output [7:0] Y;
reg [7:0] Y;
reg s;
always @ ( * )
  begin
    s = G2 | G3;
    if (G1 == 0 || s == 1)
       Y = 851111 11111;
     else
       begin
```

case (A) 3'b000: Y = 8'b1111 1110; 3'b001: Y = 8'b1111\_ 1101; 3'b010: Y = 8'b1111 1011; 3'b011: Y = 8'b1111 0111;  $G_1$ 3'b100: Y = 8'b1110 1111;  $G_{2A}$  — 3'b101: Y = 8'b1101 1111;  $G_{2B} \longrightarrow$ 3'b110: Y = 8'b1011 1111; 3'b111: Y = 8'b0111 1111; default:Y = 8'b1111 1111; endcase end end endmodule DECODER 使能端 if

### 3. 8-3优先编码器

```
module encode 83(I,EI,A,GS,EO);
input [7:0] I;
input EI;
output [2:0] A;
output GS, EO;
reg [2:0] A;
reg GS, EO;
always @ ( * )
 begin
   if (EI)
    begin
      A = 3'b111;
      GS = 1'b1;
      EO = 1'b1;
    end
```

```
else if (I[7] == 0)
     begin
       A = 3'b000:
       GS = 1'b0;
       EO = 1'b1;
     end
  else if (I[0] == 0)
     begin
       A = 3'b111;
      GS = 1'b 0;
       EO = 1'b1;
     end
   else
     begin
       A = 3'b111;
       GS = 1'b1;
       EO = 1'b0;
     end
  end
endmodule
```




		输		入					输			出	
7	$ar{I}_7$	$\bar{I}_6$	$\bar{I}_5$	$\bar{I}_4$	$\bar{I}_3$	$\bar{I}_2$	$ar{I}_1$	$ar{I}_0$	$\bar{Y}_2$	$\overline{Y}_1$	$\overline{Y}_0$	$\overline{G}_{s}\overline{I}$	E <sub>o</sub>
	×	×	×	×	×	×	×	×	1	1	1	1	1
	1	1	1	1	1	1	1	1	1	1	1	1	0
	0	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	0	0	0	0	1
	1	0	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	0	0	1	0	1
	1	1	0	$\times$	$\times$	$\times$	$\times$	$\times$	0	1	0	0	1
	1	1	1	0	$\times$	$\times$	$\times$	$\times$	0	1	1	0	1
	1	1	1	1	0	$\times$	$\times$	$\times$	1	0	0	0	1
	1	1	1	1	1	0	$\times$	$\times$	1	0	1	0	1
	1	1	1	1	1	1	0	$\times$	1	1	0	0	1
	1	1	1	1	1	1	1	0	1	1	1	0	1

### 4. 七段显示译码器

```
module seg 7( A, seg);
input [3:0] A;
output [6:0] seg;
reg [6:0] seg;
always @ ( * )
  begin
   case (A)
     4'd0: seg = 7'b111 1110;
     4'd1: seg = 7'b011 0000;
     4'd2: seg = 7'b110 1101;
     4'd3: seg = 7'b011 0000;
     4'd4: seg = 7'b011 0011;
     4'd5: seg = 7'b101 1011;
     4'd6: seg = 7'b101 1111;
```

```
4'd7: seg = 7'b111 0000;
  4'd8: seg = 7'b111 1111;
  4'd9: seg = 7'b111 1011;
  default: seg = 7'b000 0001;
 endcase
end
endmodule
```



# 5. 8位奇偶校验位产生电路

```
data_out[8]
                                                               PARITY_CHECK
module odd che (bus, check);
                                                       data_in[7..0]
                                                                 a[7..0] >
input [7:0] bus;
output check;
                                                   bus[7..0]
assign check = ^bus;
                                                                       WideXor0
                                                                                      >check
endmodule
                            奇偶?
                                         bus[7..0]
                                                             WideXor0
assign check =~ ^bus;
                                                                            check
```

data\_out[7..0]

### 二、 时序逻辑电路设计

锁存器、寄存器、计数器、分频器、节拍发生器、状态机等。

时钟上升沿: always @ (posedge clk)

时钟下降沿: always @ (negedge clk) 原则1: 边沿触发信号,不能在always过程中再次出现;

原则2: 电平触发信号(或异步控制信号),在always过程中必须用if条件语句对敏感信号表中的信号有匹配的表述,明示信号的逻辑行为。

原则3: 同步控制信号,不能出现在敏感信号表中;

原则4: 敏感信号列表中不能同时出现边沿触发和电平触发;

原则5:异步敏感信号,异步控制信号在敏感信号表里是边沿敏感信


号, 但电路性能上是电平敏感;

原则6:尽量采用同步时序。

```
module dff (clk, d, reset, q, q not);
input clk, d, reset;
output q, q not;
reg qtemp;
always @ (posedge clk)
                                                    reset
  begin
                               先检查同步信号
   if (!reset) ←
    qtemp \le 1'b0;
   else
    qtemp \le d;
  end
                              if ···else都对应时钟沿
 assign q = qtemp;
 assign q not = \simqtemp;
endmodule
```

1. 同步复位D触发器(寄存器)

敏感信号表中只有时钟信号 ——同步复位。



### 2. 异步复位D触发器

敏感信号表中除时钟外,还有其它信号一一异步操作

```
always @ ( posedge clk , negedge reset )
begin
if (!reset )
    q <=1'b0;
else
    q <= din ;
end</pre>
```

- 异步信号必须放在敏 感信号表中;
- 必须都是边沿;


先if描述异步

同步、异步区别: 敏感信号表

else分支对应时钟沿

### 3. 带复位的锁存器

```
always @ (en, d, reset)
  begin
     if (!reset)
       q \le 1'b0;
    else if (en)
       q \ll d;
     else
        q \ll q;
 end
```




- 锁存器的所有输入都放在敏感信号表中;
- 锁存器敏感信号都是电平。

不建议综合成锁存器。


4. 计数器 例: 同步置数(低有效)的10进制计数器。


```
module count10 (clk, load, din, q, co);
input clk, load;
input [3:0] din;
output [3:0] q;
output co;
reg [3:0] qtemp;
always @ (posedge clk)
  begin
     if (!load)
         qtemp <= din;
     else if (qtemp == 4'd9)
         qtemp <= 4'd0;
     else
         qtemp \le qtemp+4'b1;
   end
```

```
assign q = qtemp;
assign co = (qtemp == 4'd9);
endmodule
```




```
always (posedge clk)
 begin
   if (qtemp == n'dm-1)
        qtemp \le n'd0;
    else
       qtemp <= qtemp+n'b1;
 end
assign q = qtemp;
assign c = (qtemp == n'dm-1);
```






```
module count10(clk, load, din, q, co);
input clk, load;
input [3:0] din;
output [3:0] q;
output co;
reg [3:0] q;
reg co;
always @ (posedge clk)
  begin
     if (!load)
         q <= din;
```

```
else if (q == 4'd9)
     begin
        q \le 4'd0;
        co \le 1'b1;
      end
 else
     begin
         q \le q+4'b1;
         co \leq 1'b0;
     end
  end
endmodule
```





```
module count161 (clk, EP, ET, cr, ld, din, qout, co);
 input clk ,EP ,ET , cr , ld ;
 input [3:0] din;
 output [3:0] qout;
 output co;
 reg [3:0] qtemp;
always @(posedge clk, negedge cr)
 begin
  if (!cr)
    qtemp <= 4'b0000;
  else if (!ld)
    qtemp <= din;
  else if (ET && EP)
    qtemp <= qtemp + 1'b1;
  else qtemp <= qtemp ;</pre>
 end
```

例: 74LS161。

	输								输出				CT741 0161
$\overline{CR}$	<u>LD</u>	<b>EP</b>	ET	<b>CP</b>	$D_3$	$\overline{D_2}$	$\overline{D}_1$	$D_0$	$Q_3 Q_2$	$Q_1$	$Q_0$	CO	CT74LS161
0	X	×	×	X	X	X	X	X	0 0	0	0	0	异步置 0
1	0	×	$\times$	1	$d_3$	$d_2$	$d_1$	$d_0$	$d_3 d_2$	$d_1$	$d_0$		$CO = \mathbf{E}_T \cdot Q_3 Q_2 Q_1 Q_0$
1	1	1	1	1	X	$\times$	X	X	计	米女	攵		$CO = Q_3 Q_2 Q_1 Q_0$
1	1	0	$\times$	X	X	$\times$	X	X	保	扌	上		$CO = \mathbf{E}_T \cdot Q_3 Q_2 Q_1 Q_0$
1	1	X	0	X	X	X	X	X	保	扌	扩	0	


```
assign co = ET & (qtemp== 4'd15);
assign qout = qtemp;
endmodule
```

#### 例: 异步清零的24进制(小时)计数器

与二进制计数器不同,分别做个位、十位计数

```
module count_24 (clk, clr, s1, s10, co);
input clk, clr;
output [3:0] s1, s10;
output co;
reg [3:0] s1tmp, s10tmp;
always @ (posedge clk, negedge clr)
  begin
   if (!clr)
    begin
      s1tmp \le 4'd0;
     s10tmp \le 4'd0;
    end
```


```
else if ( s10tmp == 4'd2 & s1tmp == 4'd3 )
     begin
        s10tmp <= 4'd0;
        s1tmp <= 4'd0;
     end
  else if (s1tmp == 4'd9)
     begin
       s1tmp <= 4'd0;
       s10tmp <= s10tmp + 4'd1;
      end
  else
       s1tmp <= s1tmp + 4'd1;
 end
assign s1 = s1tmp;
assign s10 = s10tmp;
assign co = (s10tmp==4'd2) && (s1tmp==4'd3);
endmodule
```



```
module count( clk, x, y, q, co);
input clk, x, y;
output [2:0] q;
output co;
reg [2:0] qtemp, m;
always @ ( x ,y ) // 组合过程
begin
  case (\{x, y\})
   2'b00: m = 3'd3;
   2'b01: m = 3'd4;
   2'b10: m = 3'd6;
   default: m = 3'd7;
   endcase
end
```


# 模可控计数器(由输入x,y控制) M=3,4,6,7


```
always @ (posedge clk ) // 时序过程
begin
   if ( qtemp == m-3'd1 )
     qtemp \le 3'd0;
   else
     qtemp \le qtemp + 3'd1
end
assign q = qtemp;
assign co = (qtemp == m-3'd1);
endmodule
```



```
module devider (clk, clkout);
input clk;
output clkout;
reg [1:0] count;
reg clktemp;
always @ (posedge clk)
begin
   if ( count == 2'd2 )
     count <= 2'd0;
   else
     count <= count+2'd1;</pre>
end
always @ (posedge clk)
begin
   if (count == 2'd2)
      clktemp <= ~clktemp;</pre>
   else
      clktemp <= clktemp;
 end
assign clkout = clkoutemp;
 endmodule
```

#### 5. 设计6分频器,占空比50%





```
module devider ( clk , clkout );
                                       设计5分频器,占空比50%
input clk;
output clkout;
reg [2:0] count;
reg temp1, temp2;
always @ (posedge clk)
                               always @ (negedge clk )
begin
                                begin
  if ( count == 3'd4 )
                                   if ( count == 3'd2 )
    count <= 3'd0;
                                     temp2 <= 1'b1;
   else
                                   else if ( cout == 3'b4 )
    count <= count + 3'd1;
                                     temp2 <= 1'b0;
end
                                   else temp2 <= temp2 ;</pre>
                                end
always @ (posedge clk)
begin
                               assign clkout = temp1 | temp?
   if ( count == 3'd2 )
      temp1 <= 1'b1;
                               endmodule
   else if ( count == 3'd4 )
      temp1 <= 1'b0;
   else temp1 <= temp1;</pre>
 end
```

```
module shift (clk, con, rst, qout);
input clk, con, rst;
output [3:0] qout;
reg [3:0] qtemp;
always @ ( posedge clk , negedge rst )
begin
  if (! rst )
    qtemp <= 4'b1000;
   else if (con)
        qtemp \le {qtemp[2:0], qtemp[3]};
                                            //左移
   else
        qtemp <= {qtemp[0],qtemp[3:1]};
                                          | // 右移
end
assign qout = qtemp;
endmodule
```

6. 移存型计数器

例: 4位环形移位寄存器(左、右移、 异步置数1000)


### 7. 状态机

#### 1.) 使用两段式描述:

描述时序逻辑(状态改变)

组合逻辑(次态、输出)

2) 状态机说明语句: parameter: 各状态编码



parameter s0=2'b00 , s1=2'b01, s2=2'b10,s3=2'b11 ; parameter s0=2'b00 , s1=2'b01, s2=2'b11,s3=2'b10 ; 格雷码(Gray)


parameter s0=4'b0001, s1=2'b0010; parameter s2=4'b0100, s3=2'b1000;

'独热码(one-hot)


3) 状态机要复位: 避免进入挂起状态。

(大型)

# 4) Moore 型状态机:



# 5) Mealy 型状态机:



### Moore 型状态机的描述

```
module moore (clk,x,reset,y);
input clk, x, reset;
output y;
parameter s0=2'b00, s1=2'b01, s2=2'b11,
s3=2'b10;
reg [1:0] current state, next state;
reg y;
always @ (posedge clk, negedge reset);
//时序逻辑
begin
  if (! reset)
    current state <= s0;
                                      S1/1
  else
    current state <= next state;</pre>
end
                  第一进程,完成状态转换,
                  必须饱含时钟敏感信号
```


```
always @ (current state, x);
// 组合逻辑
  begin
   case (current state)
    s0: begin
        y = 1'b0;
        if (x == 1'b0)
           next state = s0;
        else
           next state = s1;
       end
    s1: begin
        y = 1'b1;
        next state = (x = 1'b0)? s2:s1;
S3/0
       end
              第二进程:输
              出和状态逻辑
              间关系,必须
              包含现态、输
```

入等敏感信号

S0/0

S2/0

```
s2: begin
                                     摩尔型
         y = 1'b0;
        next_state = (x == 1'b0)? s3:s2;
       end
    s3: begin
         y = 1'b0;
        next_state = (x == 1'b0)? s1:s0;
      end
    default: begin
              y = 1'b0;
              next_state = s0;
            end
   endcase
end
endmodule
```



### Mealy型有限状态机的设计

```
module mealy (clk,x,reset, y,);
input clk, x, reset;
output y;
parameter s0=2'b00, s1=2'b01, s2=2'b11,
s3=2'b10;
reg [1:0] current_state, next_state;
reg y;
always (a) ( posedge clk , negedge reset )
begin
  if (! reset)
    current state <= s0;
   else
     current state <= next state;</pre>
end
```


```
0/1
always @ (current state, x)
  begin
                                   1/0
   case (current state)
     s0: begin
         if (x == 1'b0)
            begin
              next state = s0;
              y = 1'b0;
            end
         else
             begin
              next state = s1;
              y = 1'b0;
            end
        end
```

I/U


 $S_2$ 

```
s1: begin
        if (x == 1'b0)
            begin
             next_state = s0;
             y = 1'b0;
            end
        else
            begin
             next_state = s2;
             y = 1'b0;
            end
     end
s2: begin
        if (x == 1'b0)
            begin
             next_state = s0;
             y = 1'b0;
            end
        else
            begin
             next_state = s3;
             y = 1'b0;
            end
     end
```

```
s3: begin
              if (x == 1'b0)
                 begin
                   next_state = s0;
                   y = 1'b1;
                 end
              else
                 begin
                   next_state = s3;
                   y = 1'b0;
                 end
        end
    default: begin
             y = 1'b0;
              next_state = s0;
            end
    endcase
  end
endmodule
```




Name	Value at 470.0 ns	O ps	40.0 ns	80. 0 ns	120. <sub>0</sub> ns	160.0 ns	200. <sub>0</sub> ns	240.0
clk	A 0			ПГ		ПП	ПП	
reset	A 0							
ж	A 0							
у	A 0							



# 5.5.4 verilog的层次化(结构化)设计

在多层次的设计中,高层次的设计模块调用低层次的设计模块,构成模块化的设计。重点描述模块间的连接关系。

#### 子模块名 例化名 (父子模块端口关联表);



端口列表:位置关联


或名字关联

#### 被例化元件的来源:


- verilog 设计模块;
- · 其它HDL设计实体;
- · 厂商提供的工艺库中的元件、IP核。

#### 注意:

- >一个元件是一段结构完整的 module 模块。
- > 不能在always语句内部引用子模块。
- > 有关模块端口数据类型的规定



# 一位全加器原理图



```
module h_adder ( a , b, so ,co ); //半加器
input a , b;
output so , co;


assign so = a ^ b;
assign co = a & b;
endmodule
```

```
module or_2(a,b,c); //或门
input a,b;
output c;
assign c = a | b;
endmodule
```

```
module adde( ain , bin, cin , sum , cout ); 项层逻辑 input ain, bin , cin ; output sum , cout; wire d , e , f;

h_adder u1 ( ain , bin, e, d ); //元件例化 h_adder u2 (.a(e) , .b(cin) , .so(sum) , .co(f )); or_2 u3 ( d , f , cout );

endmodule
```



```
module lampion( clk , clr ,y );
input clk, clr;
output [7:0] y;
reg [4:0] count;
reg [7:0] y;
always @( posedge clk , negedge clr)
 begin
  if (!clr)
     count <= 5'd0;
   else
     count <= count+5'b1;
 end
always @ ( count )
  begin
   case (count)
    5'd0: y = 8'b0000 0001;
    5'd1: y = 8'b0000 0010;
```

8个彩灯,4花样自动切换的彩灯控制器:

第1: 从右到左, 然后从左到右逐次点亮, 再全黑, 再全亮;

第2: 两边同时亮1个逐次向中间移动再散开;

第3:两边同时亮2个逐次向中间移动再散开;

第4: 每三个亮、每四个亮、间隔亮。

共32个种变换,循环往复。


```
5'd2: y = 8'b0000_0100;
5'd3: y = 8'b0000_1000;
5'd4: y = 8'b0001 0000;
5'd5: y = 8'b0010 0000;
5'd6: y = 8'b0100 0000;
5'd7: y = 8'b1000_0000;
5'd8: y = 8'b1000_0000;
5'd9: y = 8'b0100 0000;
5'd10: y = 8'b0010 0000;
5'd11: y = 8'b0001 0000:
5'd12: y = 8'b0000 1000;
5'd13: y = 8'b0000 0100;
5'd14: y = 8'b0000_0010;
5'd15: y = 8'b0000 0001;
5'd16: y = 8'b0000 0000;
5'd17: y = 8'b1111 1111;
5'd18: y = 8'b1000 0001;
```

```
5'd19: y = 8'b0100_0010;
   5'd20: y = 8'b0010 0100;
   5'd21: y = 8'b0001 1000;
   5'd22: y = 8'b0010 0100;
   5'd23: y = 8'b0100 0010;
   5'd24: y = 8'b1000 0001;
   5'd25: y = 8'b1100 0011;
   5'd26: y = 8'b0011 1100;
   5'd27: y = 8'b1100 0011;
   5'd28: y = 8'b1110 0111;
   5'd29: y = 8'b0111 1110;
   5'd30: y = 8'b1111 0000;
   5'd31: y = 8'b1111 0000;
   default: y = 8'b0000_0000;
   endcase
 end
endmodule
```

序列信号发生器如何实现? 顺序脉冲发生器如何实现?

# 可编程逻辑器件器件的开发流程

# 开发工具



### 三、软件设计流程

