Supplement of Lab 4.1

Author

Jiahui HAO

College of Computer Science and Technology


Apr. 13rd, 2021

VGA Module

Project Location




- VGA IP module's project is located at:
 - OExp04-IP2SOC\IP\Supplementary\VGA\VGA\VGA.xpr
- *schematic.pdf* can be found at the same location



Current Ports





Add Register Ports



```
// file: ./VGA.srcs/sources 1/new/VGA.v
                                                                                                  clk 25m
                                                                                                   clk_100m
// line 106-137
                                                                                                   pc[31:0]
VgaDebugger vga_debugger(
                                                                                                   inst[31:0]
                                                                                                   alu_res[31:0]
                                                                                                   dmem_o_data[31:0]
.x0(),
                                                                                                   dmem_i_data[31:0]
                                                                                                   dmem_addr[31:0]
.ra(),
                                                                                                  x0[31:0]
                                                                                                  ra[31:0]
                  Add register ports at VGA module.
                                                                                                   sp[31:0]
.sp(),
                                                                                                   gp[31:0]
                                                                                                  tp[31:0]
.gp(),
                                                                                                  t0[31:0]
                   Use RTL language to connect the additional ports.
                                                                                                  t1[31:0]
.tp(),
                                                                                                   t2[31:0]
                                                                                                   s0[31:0]
.t0(),
                                                                                                   s1[31:0]
                  Package IP
                                                                                                   a0[31:0]
                                                                                                   a1[31:0]
                                                                                                  a2[31:0]
.s11(),
                                                                                                  a3[31:0]
                    Tool -> Create and Package New IP -> ......
                                                                                                   a4[31:0]
.t3(),
                                                                                                   a5[31:0]
                                                                                                   a6[31:0]
.t4(),
                                                                                                   a7[31:0]
                   (Option) Customization GUI
                                                                                                   s2[31:0]
.t5(),
                                                                                                   s3[31:0]
                                                                                                   s4[31:0]
.t6(),
                                                                                                   s5[31:0]
                                                                                                   s6[31:0]
                                                                                                  s7[31:0]
                                                                                                  = s8[31:0]
                                                                                                  = s9[31:0]
```

```
vga_b[3:0]
s10[31:0]
= s11[31:0]
t3[31:0]
t4[31:0]
  t5[31:0]
  t6[31:0]
```

Update Top Module




- Delete symbol in the top module .bd file
- Open IP Catalog
- Remove old VGA IP
- Add new VGA IP
- Insert symbol in the .bd file

SCPU Module

DataPath






Redesign RegFile Module



- Add 32 output ports for register file
- Package as a new IP
- Update IP in the top module .bd file
- Same as the process for VGA


New DataPath





Redesign SCPU






Top Module

Redesign Top





TA Test Code

Instruction

and x7, x2, x1

or x8, x2, x1

xor x9, x2, x1

slt x10, x1, x1



jal x0, start	slt x11, x2, x1	error:
	srl x12, x2, x1	addi x0, x0, 1
dummy:	srl x12, x12, x1	addi x1, x0, 1
addi x0, x0, 0	srl x12, x12, x1	addi x2, x0, 1
addi x0, x0, 0	andi x13, x2, 1234	addi x3, x0, 1
addi x0, x0, 0	ori x14, x2, 1234	addi x4, x0, 1
addi x0, x0, 0	xori x15, x2, 1234	jal x0, error
addi x0, x0, 0	slti x16, x2, -5	
jal x0, dummy	slti x16, x2, 5	
	srli x17, x2, 3	
start:	lw x18, 0(x1)	Change 0x27 to your student
addi x1, x0, 1	addi x18, x0, 0x27	·
addi x2, x0, -1	sw x18, 0(x1)	ID's last 2 digits
add x3, x1, x1	lw x19, 0(x1)	
add x4, x2, x2	beq x18, x19, dummy	
sub x5, x1, x2		
sub x6, x2, x1	Use https://venus.cs61c.org/ to	o get your own I_mem.coe file

- Use https://venus.csb1c.org/ to get your own I_mem.coe file.
- Initialize ROM with I_mem.coe.
- Contact TA and show me the result.





zero	0x00000000	a3 (x13)	0x000004D2	s10 (x26)	0x00000000
ra (x1)	0x0000001	a4 (x14)	0xffffffff	s11	
sp (x2)	0xfffffff	a5 (x15)	0xFFFFFB2D	(x27)	0x00000000
gp (x3)	0x00000002	a6 (x16)	0x0000001	t3 (x28)	0x00000000
tp (x4)	0xFFFFFFE	a7 (x17)	0x1FFFFFFF	t4 (x29)	0x00000000
t0 (x5)	0x00000002	s2 (x18)	0x00000027	t5 (x30)	0x00000000
t1 (x6)	0xFFFFFFE	s3 (x19)	0x00000027	t6 (x31)	0x00000000
t2 (x7)	0x00000001	s4 (x20)	0x00000000		
s0 (x8)	0xFFFFFFF	s5 (x21)	0x00000000		
s1 (x9)	0xFFFFFFE	s6 (x22)	0x00000000		
a0 (x10)	0x00000000	s7 (x23)	0x00000000		
al (x11)	0x00000001	s8 (x24)	0x00000000		
a2 (x12)	0x1FFFFFFF	s9 (x25)	0x00000000		

Other Signals



rs1 rs1_val	Source register 1's address and value	
rs2 rs2_val	Source register 2's address and value	
rd	Destination register's address	
rd_i_data	Input data for destination register	
reg_wen	Write enable for register file	
is_imm	Is I-type instruction	
is_auipc	Is AUIPC instruction	
is_lui	Is LUI instruction	
imm	Immediate number	
a_val b_val	Two sources number of ALU	
alu_ctrl	ALU mode	
cmp_ctrl	?compare mode?	
alu_res	ALU computing result	
cmp_res	Compare result	
mem_wen mem_ren	RAM write enable and read enable	