# DDR II

## Outline

- DDRI vs. DDRII
- Functional Block Diagram
- Simplified State Diagram
- Action of Functional signal Description

## Outline

- DDRI vs. DDRII
- Functional Block Diagram
- Simplified State Diagram
- Action of Functional signal Description

# Different points

#### DDR v.s. DDR2

Memory Type	DDR	DDR2
Core Voltage(VDD)	2.5V	1.8V
I/O Voltage (VDDQ)	SSTL_2(2.5V)	SSTL_1.8(1.8)
Data Rate	200/266/333/400Mbps	400/533/667/800Mbps
Bus Frequency	100/133/166/200MHz	200/266/333/400MHz
Core Frequency	100/133/166/200MHz	100/133/166/200MHz
Pre-fetch	2-bit	4-bit
Burst Length	2/4/8	4/8
Data Strobe	Single DQS	Differential DQS, /DQS
Write Latency	1 clock	(Read Latency-1) clock
CAS Latency	1.5, 2, 2.5	3, 4, 5
Package	x4/x8/x16: 66-pin TSOP(II) x4/x8/x16: 60-ball FBGA	x4/x8: 60 ball FBGA x16: 84 ball FBGA
New Features		OCD
		ODT
		Posted CAS

# Power Improvement


- Reduced operating voltage allows power saving
- Reduced voltage swing allows higher frequency
- Support for disabling DLL during Power Down Mode
- Less power to activate sense amps

# DLL (Delay Lock Loop)

DLL aligns DQ and DQS transitions with CK transitions




# SDR, DDR and DDR2 clock comparison




Item	DDR2 SDRAM	DDR SDRAM	SDR SDRAM
Prefetch	4 bit	2 bit	1 bit
Internal bus operating frequency	100MHz	100MHz	100MHz
External clock frequency	200MHz	100MHz	100MHz
Data bus speed	400Mbps	200Mbps	100Mbps

## DDRI 2-bit Pre-fetch




## DDRII 4-bit Pre-fetch



# Burst Length

Burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command.


# Burst Length




### DDR2 Features

- Power Improvement
  - Reduced operating voltage allows power saving
  - Reduced voltage swing allows higher frequency
- Signal Integrity Improvement
  - Off Chip Driver (OCD) Calibration
  - On Die Termination (ODT)
- Posted CAS Mode
- 4bit Pre-fetch Architecture
  - Transfer four data word per clock cycle at the I/O pins
  - Core frequency run at the same speed as DDR


The I/O driver resistance is set to adjust the voltage to equalize the pull-up/pull-down resistance.






A9	A8	Α7	Operation
0	0	0	OCD calibration mode exit
0	0	1	Drive(1) DQ, DQS, (RDQS) high and DQS low
0	1	0	Drive(0) DQ, DQS, (RDQS) low and DQS high
1	0	0	Adjust mode
1	1	1	OCD calibration default

Drive Mode is used for controllers to measure DDR2 SDRAM Driver impedance.




Adjust Mode is used to adjust output driver impedance.




4bit burst code inputs to all DQs			all DQs	Operation	
Dт0	DT1	DT2	<b>D</b> тз	Pull-up driver strength	Pull-down driver strength
0	0	0	0	NOP (No operation)	NOP (No operation)
0	0	0	1	Increase by 1 step	NOP
0	0	1	0	Decrease by 1 step	NOP
0	1	0	0	NOP	Increase by 1 step
1	0	0	0	NOP	Decrease by 1 step
0	1	0	1	Increase by 1 step	Increase by 1 step
0	1	1	0	Decrease by 1 step	Increase by 1 step
1	0	0	1	Increase by 1 step	Decrease by 1 step
1	0	1	0	Decrease by 1 step	Decrease by 1 step
	Other Combinations			Reserved	

- Improved signal integrity
  - Control reflected noise on the transfer line
- Reduction of parts cost
  - Reduce the parts counts on the mother board
- Easier system design
  - Eliminate the complicated placement and routing for termination








## DDRII


```
All use 0402 package
VIT_DDR
                      330hm 7 RN68
330hm 5 RN7D
330hm 6 RN7C
                                                    >>M CHB MAAO
                                                    ⊳MTCHBTMAA1.
                                                                     14,20
                       330hm 7 RN7B
                                                    >>M_CHB_MAA2 14,20
                                                    >>MECHBEMAA3
                      330hm 8 RN7A
330hm 7 RN8B
330hm 5 RN8D
                                                    >>M CHB MAA4
                                                    >>MTCHBTMAA5 14,20
                      330hm 5 RN10D
330hm
                                                   >>MTCHBTMAA6 14,20
                                                   ->>MTCHBTMAA7
                       330hm 6 RN8C
330hm 8 RN8A
                                                    >>M CHB MAA8 14,20
                      330hm 8 RN8A
330hm 8 RN6A
330hm 6 RN10C
                                                    >>M CHB MAA9 14.20
                                                    >MTCHBTMAA10 14,20
                                                   >MTCHBTMAA11 14,20
                       330hm 7 RN10B
330hm 5 RN9D
                                                    >>M CHB MAA12 14,20
                      330hm 6 RN9C
                                                    >MTCHBTMAA13 14,20
                       330hm 6 RN9C
330hm 8 RN9A
                                                   ->>M_CHB_CAS# 14,20
                                                   >>M CHB WE# 14,20
                           43 Ohro 8 RN36A
43 Ohro 6 RN36C
43 Ohro 7 RN36B
                                                    M CHB CS#1 14,20
                                                   >>M CHB CS#0 14,20
                                                   ·>>MTCHB_CS#3 14,20
                                                   >>M CHB CS#2 14,20
                           430hm 7 RN37B
430hm 8 RN37A
430hm 6 RN37C

>>M CHB CKE0 14,20


                                                   ->>M_CHB_CKE2 14,20
->>M_CHB_CKE1 14,20
                                                   ->>M CHB CKE3 14,20
                      4 43 Ohm 5 RN36D
1 43 Ohm 8 RN38A
4 43 Ohm 6 RN38C
4 3 Ohm 5 RN38D
                                                    >>M CHB ODT0 14,20
                                                   ->>M CHB ODT1 14,20
                                                   ->>M_CHB_ODT2 14,20
                                                   ≫м снв ортз 14,20
                       330hm 5 RN6D
                                                    >>M CHB BA0
                       330hm 8 RN10A
                                                    ⊳M_CHB_BA1
                                                                      14,20
                      330hm 7 RN9B
                                                    ⊳M_CHB_BA2
                                                                      14,20
                                                   ->>M CHB RAS# 14,20
```

On Die Termination (ODT) allows a DRAM to turn on/off termination resistance for each DQ,DQS/DQS#, RDQS/RDQS#, and DM signal.







#### DDRI




#### DDRII



## **ODT WRITE**




300//300ohm=150ohm




150//150ohm=75ohm

## **ODT READ**



# Rank-to-Rank ODT Control – READs



## Posted CAS Mode

#### Conventional command

#### Posted CAS mode


Act: Bank activate command Read: Read Command

P-Rd: Posted Read / Posted CAS

D: data output

Green, Blue and Purple:


represent different bank access



## Outline

- DDRI vs. DDRII
- Functional Block Diagram
- Simplified State Diagram
- Action of Functional signal Description

# Functional Block Diagram (64 Meg x 8)




# **Pin Descriptions**

Symbol	Туре	Function	
CK, CK	Input	Clock: CK and CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to the crossings of CK and CK (both directions of crossing).	
CKE	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self refresh exit. After VREF has become stable during the power on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF must be maintained to this input. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self refresh.	
CS	Input	Chip Select: All commands are masked when $\overline{CS}$ is registered HIGH. $\overline{CS}$ provides for external Rank selection on systems with multiple Ranks. $\overline{CS}$ is considered part of the command code.	
ODT	On Die Termination: ODT (registered HIGH) enables termination resistance internal to SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS, RDQS, RDQS, and Input nal for x4/x8 configurations. For x16 configuration ODT is applied to each DQ, UD0 LDQS/LDQS, UDM, and LDM signal. The ODT pin will be ignored if the Extended Mod (EMRS(1)) is programmed to disable ODT.		
RAS, CAS, WE	Input	Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.	
DM Input pled HIC DQS. AI		Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For x8 device, the function of DM or RDQS/RDQS is enabled by EMRS command.	


# **Pin Descriptions**

	BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied (For 256Mb and 512Mb, BA2 is not applied). Bank address also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.	
	A0 - A15	Input	Address Inputs: Provided the row address for Active commands and the column address and Auto Precharge bit for Read/Write commands to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0 - BA2. The address inputs also provide the op-code during Mode Register Set commands.	
	DQ	Input/Output	Data Input/ Output: Bi-directional data bus.	
(UI	DQS, ( <u>DQS)</u> DQS), ( <u>UDQS)</u> DQS), ( <u>LDQS)</u> DQS), (RDQS)	Input/Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, LDQS corresponds to the data on DQ0-DQ7; UDQS corresponds to the data on DQ8-DQ15. For the x8, an RDQS option using DM pin can be enabled via the EMRS(1) to simplify read timing. The data strobes DQS, LDQS, UDQS, and RDQS may be used in single ended mode or paired with optional complementary signals DQS, LDQS, UDQS, and RDQS to provide differential pair signaling to the system during both reads and writes. An EMRS(1) control bit enables or disables all complementary data strobe signals.  In this data sheet, "differential DQS signals" refers to any of the following with A10 = 0 of EMRS(1) x4 DQS/DQS if EMRS(1)[A11] = 0 x8 DQS/DQS, RDQS/RDQS, if EMRS(1)[A11] = 1	
			x16 LDQS/LDQS and UDQS/UDQS  "single-ended DQS signals" refers to any of the following with A10 = 1 of EMRS(1)  x4 DQS  x8 DQS	
	NC		No Connect: No internal electrical connection is present.	
	V <sub>DDQ</sub>	Supply	DQ Power Supply: 1.8V +/- 0.1V	
	V <sub>SSQ</sub>	Supply	DQ Ground	
	$V_{DDL}$	Supply	DLL Power Supply: 1.8V +/- 0.1V	
	V <sub>SSDL</sub>	Supply	DLL Ground	


## SDRAM Slot (x8)




# **Pin Descriptions**



# **Pin Descriptions**




# **RDQS: Redundant DQS**



## Outline

- DDRI vs. DDRII
- Functional Block Diagram
- Simplified State Diagram
- Action of Functional signal Description

# Simplified State Diagram




#### Outline

- DDRI vs. DDRII
- Functional Block Diagram
- Simplified State Diagram
- Action of Functional signal Description


# Mode Register Set (MRS)

Control CAS latency, burst length, burst sequence, test mode, DLL reset, tWR



# Extended Mode Register Set (EMRS)

 Stores the data for enabling or disabling the DLL, output driver strength, additive latency, ODT, DQS disable, OCD program, RDQS enable.



### **Bank Active Command**

- The bank addresses BA0 ~ BA2 are used to select the desired bank.
- The row address A0 through A15 is used to determine which row to activate in the selected bank.
- Once a bank has been activated it must be precharged.





Figure 20 — Bank activate command cycle: tRCD = 3, AL = 2, tRP = 3, tRRD = 2, tCCD = 2

40


# Precharge

Precharge Command is used to precharge or close a bank that has been activated.




#### Refresh

All banks must be precharged and idle for a minimum of the Precharge time (tRP) before the Refresh command (REF) can be applied.




### **Refresh Command**

All banks must be precharged and idle for a minimum of the Precharge time (tRP) before the Refresh command (REF) can be applied.



# **Self Refresh Operation**



### **Burst Read Command**

- RL=AL+CL
- When AL=2




Figure 24 — Burst read operation: RL = 5 (AL = 2, CL = 3, BL = 4)

### **Burst Read Command**

#### ■ When AL=0




Figure 25 — Burst read operation: RL = 3 (AL = 0 and CL = 3, BL = 8)

### **Burst Write Command**

#### ■ WL=RL-1




Figure 30 — Burst write operation: RL = 5 (AL=2, CL=3), WL = 4, WR = 3, BL = 4

\*tDQSS: First DQS latching transition to associated clock edge

## **Burst Read followed by Burst Write**





Figure 26 — Burst read followed by burst write: RL = 5, WL = (RL-1) = 4, BL = 4

## Burst Write followed by Burst Read



NOTE The minimum number of clock from the burst write command to the burst read command is [CL - 1 + BL/2 + tWTR]. This tWTR is not a write recovery time (tWR) but the time required to transfer the 4bit write data from the input buffer into sense amplifiers in the array. tWTR is defined in AC spec table of this data sheet.

Figure 32 — Burst write followed by burst read: RL = 5 (AL=2, CL=3), WL = 4, tWTR = 2, BL = 4

# **Burst Read operation followed by Precharge**




Figure 36 — Example 1: Burst read operation followed by precharge: RL = 4, AL = 1, CL = 3, BL = 4, t<sub>RTP</sub> <= 2 clocks

# **Burst Write operation followed by Precharge**




Figure 41 — Example 1: Burst write followed by precharge: WL = (RL-1) =3

# **Burst Read operation with Auto Precharge**






Figure 43 — Example 1: Burst read operation with auto precharge: RL = 4, AL = 1, CL = 3, BL = 8, t<sub>RTP</sub> <= 2 clocks

# **Burst Write with Auto Precharge**



#### **Power-Down Mode**

Entering power-down deactivates the input and output buffers, excluding CK, CK#, ODT, CKE and DLL.



## **Command Truth Tables**

Function	CKE						BA1	A12			
	Previous Cycle	Current Cycle	CS#	RAS#	CAS#	WE#	BA1 BA0	A12 A11	A10	A9-A0	Notes
LOAD MODE	Н	Н	L	L	L	L	BA	OP Code		2	
REFRESH	Н	Н	L	L	L	Н	Х	Х	Х	Х	
SELF REFRESH Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	
SELF REFRESH Exit	L	Н	H L	X H	X H	X	Х	Х	х	х	7
Single Bank Precharge	Н	Н	L	L	Н	L	BA	Х	L	х	2
All Banks PRECHARGE	Н	Н	L	L	Н	L	Х	Х	Н	х	
Bank Activate	Н	Н	L	L	Н	Н	BA	Row Address			
WRITE	Н	Н	L	Н	L	L	BA	Column Address	L	Column Address	2, 3
WRITE with Auto Precharge	Н	Н	L	Н	L	L	BA	Column Address	Н	Column Address	2, 3
READ	Н	Н	L	Н	L	Н	BA	Column Address	L	Column Address	2, 3
READ with Auto Precharge	Н	Н	L	Н	L	Н	BA	Column Address	Н	Column Address	2, 3
NO OPERATION	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	
Device DESELECT	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	
POWER-DOWN Entry	Н	L	Н	Х	Х	Х	х	х	х	х	4
			L	Н	Н	Н					
POWER-DOWN Exit	L	Н	Н	Х	Х	Х	×	Х	х	х	4
			L	Н	Н	Н					