



























Boards for SMP8654 Engineering Samples

Changes from Rev E1 --> Rev E2:

- Correct HDMI 1.3 video input pins mapping
- Fix IDE & PCI reset (AUX_RESET# duplicate)
- Correct connection to Marvell PHY

Changes from Rev E2 --> Rev E3:

- Remove DDR series resistors
- Improve PLL decoupling (Cap location)
- Change Gigabit PHY to RTL8211BG
- Change Audio DAC to AK4420
- Remove 2.5V power (unused)
- Add SMA conn on clocks
- Isolate DDR I/O for power measure
- Remove video output buffers

Changes from Rev E3 --> Rev E4:

- Fix SMP8654 pinout on SPI-0 input
- Minor Updates on RTL8211BG page (EMI)
- Re-add series resistors on DDR address lines only
- Add termination on DDR clocks
- Change core & DDR power supply to 2A
- Add additional 10uF caps to DDR
- Add connection to USB power pin AE13
- Add U49 Alternate SATA clock
- Add Ralink MII Wireless card support

Boards for SMP8654 Production IC (Integrated HDMI)

Changes from Rev E4 --> Rev A1:

- Update SMP8654 pinout related to HDMI section
- Remove SII9134 and SiI9002 ICs, replace with internal HDMI circuit

Changes from Rev A1 --> Rev A1a:

- SMP8654 ballout UPDATE:
- USB section
- Del GND ball AD15, AD16, AE14, AE15
- Del 3V3 ball AD13, AD14
- Added GND test points and SMA Conn.

Changes from Rev A1a --> Rev A1b:

- Swapp U & V connection on Video DAC outputs
- Add optional power sequencing
- Change AAT1153 back to AAT1112, update current data
- Short power jumpers
- Add RP64,65 accidentally deleted on A1a

Changes from Rev A1b --> Rev A1c:

- Add Connector for ATSC/DVB-T tuner board
- Fix MiniPCI MII pinout

Changes from Rev A1c --> Rev A2:

- Correct symbol n/c balls J4,H4,B30
- Add VSS ball L7
- Replace Gigabit PHY with 10/100 PHY
- Fix JTAG new pinout (TDI)
- Add SPI Flash (GPIO2..5 and Flash Bus)
- Add support for Bist test (Sigma use only)
- Added decoupling on 1.8V
- Added ESD protection on video outputs (dig & analog)

Changes from Rev A2 --> Rev A2a:

- Update PLL 1&2 power connection

Changes from Rev A2a --> Rev A2b:

- Update HDMI power & layout
- Change HDMI RSET connection
- Add 200mils SOIC footprint for SPI flash
- Add 25MHz to RCLK0 for SATA Clock

Changes from Rev A2b --> Rev A2c:

- Replace RJ45s with external Transf. with integrated

Changes from Rev A2c --> Rev A3:

- Upgrade core power to 3A
- Upgrade DDR power to 3A
- Upgrade HDMI1V0 regulator
- Update 5V and HDD5V regulator
- Update AUDVAA regulator
- Update 3.3V Video DACs regulators
- Remove 120MHz clock UNUSED
- Correct 27MHz input to XTAL_IN

Changes from Rev A3 --> Rev A3a:

- Change 3.3V source from 12V (alternate)

SIGMA DESIGNS CONFIDENTIAL

