

# 天津大学

## 计算机设计与调试

### 实验报告




学院	<u>计算机科学与技术</u>
专业	<u>计算机科学与技术</u>
年级	<u>2013 级</u>
学号	<u>3013216096</u>
姓名	<u>梁振铎</u>

2016 年 5 月 11 日

## 一、实验内容

- 1、用 C 或 C++ 语言，实现 VSFX 指令的功能仿真器（ISS）。
- 2、用 Verilog HLD 语言，实现 VSFX 指令硬件设计，即 VSFX 模块设计。
- 3、在基于 SystemVerilog 的自动仿真比对平台上，验证所设计的 VSFX 模块的功能正确性。
- 4、完成 PPC405+AltiVec 硬件设计与验证。将所设计的 VSFX 模块集成到已有的顶层设计中，完成指令功能验证。



## 二、指令功能定义

### 1、vaddsws

有符号字向量（32 位）带饱和相加

### **Vector Add Signed Word Saturate** **VX-form**

vaddsws VRT,VRA,VRB

4	VRT	VRA	VRB	896
0	6	11	16	21
				31

```

do i=0 to 127 by 32
  aop ← EXTS((VRA)i:i+31)
  bop ← EXTS((VRB)i:i+31)
  VRTi:i+31 ← Clamp(aop +int bop, -231, 231-1)
  
```


For each vector element  $i$  from 0 to 3, do the following.

Signed-integer word element  $i$  in VRA is added to signed-integer word element  $i$  in VRB.

- If the sum is greater than  $2^{31}-1$  the result saturates to  $2^{31}-1$ .
- If the sum is less than  $-2^{31}$  the result saturates to  $-2^{31}$ .

The low-order 32 bits of the result are placed into word element  $i$  of VRT.

**Special Registers Altered:**  
SAT



d	a	b	maps to
vector unsigned int	vector unsigned int	vector unsigned int	vadduws d,a,b
	vector unsigned int	vector bool int	
	vector bool int	vector unsigned int	
vector signed int	vector signed int	vector signed int	vaddsws d,a,b
	vector signed int	vector bool int	
	vector bool int	vector signed int	

**Figure 4-19. Add Saturating Four Integer Elements (32-bit)**

## 2、vsububm

无符号字节向量（8 位）相减

### **Vector Subtract Unsigned Byte Modulo VX-form**

vsububm VRT,VRA,VRB

4	VRT	VRA	VRB	1024
0	6	11	16	21
				31

```

do i=0 to 127 by 8
  aop ← EXTZ ( (VRA) i:i+7 )
  bop ← EXTZ ( (VRB) i:i+7 )
  VRTi:i+7 ← Chop ( aop +int -bop +int 1, 8 )


```

For each vector element  $i$  from 0 to 15, do the following.

Unsigned-integer byte element  $i$  in VRB is subtracted from unsigned-integer byte element  $i$  in VRA. The low-order 8 bits of the result are placed into byte element  $i$  of VRT.

**Special Registers Altered:**

None



d	a	maps to
vector signed char	vector signed char	vspltisb z,0 vsububm t,z,a vmaxsb d,a,t

**Figure 4-5. Absolute Value of Sixteen Integer Elements (8-bit)**

### 3、vavgsh

有符号半字向量（16 位）求平均值

#### **Vector Average Signed Halfword VX-form**

vavgsh      VRT,VRA,VRB

4	VRT	VRA	VRB	1346
0	6	11	16	21
				31

```

do i=0 to 127 by 16
  aop ← EXTS ( (VRA)i:i+15 )
  bop ← EXTS ( (VRB)i:i+15 )
  VRTi:i+15 ← Chop ( ( aop +int bop +int 1 ) >> 1, 16)

```


For each vector element  $i$  from 0 to 7, do the following.

Signed-integer halfword element  $i$  in VRA is added to signed-integer halfword element  $i$  in VRB. The sum is incremented by 1 and then shifted right 1 bit.

The low-order 16 bits of the result are placed into halfword element  $i$  of VRT.

#### **Special Registers Altered:**

None



d	a	b	maps to
vector unsigned short	vector unsigned short	vector unsigned short	vavguh d,a,b
vector signed short	vector signed short	vector signed short	vavgsh d,a,b

**Figure 4-23. Average Eight Integer Elements (16-bit)**

## 4、vcmpequh

无符号半字向量（16 位）比较是否相等

**Vector Compare Equal To Unsigned Halfword** **VC-form**

vcmpequh VRT,VRA,VRB (Rc=0)  
 vcmpequh. VRT,VRA,VRB (Rc=1)

4	VRT	VRA	VRB	Rc	70
0	6	11	16	21	22 31

```

do i=0 to 127 by 16
  VRTi:i+15 ← ((VRA)i:i+15 =int (VRB)i:i+15) ? 161 : 160
if Rc=1 then do
  t ← (VRT=1281)
  f ← (VRT=1280)
  CR6 ← t || 0b0 || f || 0b0


```

For each vector element  $i$  from 0 to 7, do the following.

Unsigned-integer halfword element  $i$  in VRA is compared to unsigned-integer halfword element  $i$  in VRB. Halfword element  $i$  in VRT is set to all 1s if unsigned-integer halfword element  $i$  in VRA is equal to unsigned-integer halfword element  $i$  in VRB, and is set to all 0s otherwise.

**Special Registers Altered:**

CR6 (if Rc=1)



d	a	b	maps to
vector bool short	vector unsigned short	vector unsigned short	vcmpequh d,a,b
	vector signed short	vector signed short	

**Figure 4-28. Compare Equal of Eight Integer Elements (16-Bit)**

## 5、vslb

字节向量（8 位）左移

### **Vector Shift Left Byte**

**VX-form**

vslb                      VRT,VRA,VRB

4	VRT	VRA	VRB	260
0	6	11	16	21
				31

```
do i=0 to 127 by 8
  sh ← (VRB)i+5:i+7
  VRTi:i+7 ← (VRA)i:i+7 << sh
```

For each vector element  $i$  from 0 to 15, do the following.


Byte element  $i$  in VRA is shifted left by the number of bits specified in the low-order 3 bits of byte element  $i$  in VRB.

- Bits shifted out of bit 0 are lost.
- Zeros are supplied to the vacated bits on the right.

The result is placed into byte element  $i$  of VRT.

### **Special Registers Altered:**

None



d	a	b	maps to
vector unsigned char	vector unsigned char	vector unsigned char	vslb d,a,b
vector signed char	vector signed char	vector unsigned char	

**Figure 4-103. Shift Bits Left in Sixteen Integer Elements (8-Bit)**


### 三、C++建模

```
1  #include "ppc_altivec.h"
2
3  signed int Clamp
4  (signed long long x, signed int y, signed int z){
5      if(x<y) return y;
6      if(x>z) return z;
7      return x;
8  }
9
10 template <typename T>
11 T Chop(T x, T y){
12     return x & ((1<<y)-1);
13 }
14
15 void vaddsws (ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
16     for(int i=0;i<4;i++) {
17         r.s32[i] = Clamp((long long)a.s32[i] +
18             (long long)b.s32[i], -(1<<31), (1<<31)-1);
19     }
20 }
21 void vsububm (ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
22     for(int i=0;i<16;i++) {
23         r.u8[i] =
24             (unsigned char)Chop(a.u8[i] + (~b.u8[i]) + 1, 8);
25     }
26 }
27 void vavgsh (ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
28     for(int i=0;i<8;i++) {
29         r.s16[i] =
```



```
30         (signed short)Chop((a.s16[i] + b.s16[i] + 1)>>1, 16);
31     }
32 }
33 void vcmpequh(ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
34     for(int i=0;i<8;i++) {
35         r.u16[i] =
36         (unsigned short)(a.u16[i] == b.u16[i] ? 0xffff : 0x0);
37     }
38 }
39 void vsllb    (ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
40     for(int i=0;i<16;i++) {
41         int sh = b.s8[i]&0x7;
42         r.s8[i] = a.s8[i] << sh;
43     }
44 }
```

## 四、硬件架构设计



## 五、模块级 RTL 代码

### 1、vaddsws

```
1  module vaddsws( vra, vrb, vrt, sat );
2
3  input  [31 : 0] vra;
4  input  [31 : 0] vrb;
5  output [31 : 0] vrt;
6  output          sat;
7
8  wire  [31 : 0] sum;
9  wire  [31 : 0] vrt;
10 wire          sat;
11
12 assign {sat, sum}    = vra + vrb;
13 assign vrt = (vra[31]^vrb[31]) ? sum : (vra[31]&&vrb[31] ?
14                                     (sum[31] ? sum : 32'h80000000) :
15                                     (sum[31] ? 32'h7fffffff : sum));
16
17 endmodule
```

## 2、vsububm

```
1  module vsububm( vra, vrb, vrt );
2
3  input  [31 : 0] vra;
4  input  [31 : 0] vrb;
5  output [31 : 0] vrt;
6
7  wire   [31 : 0] vrt;
8  wire   [ 7 : 0] op0;
9  wire   [ 7 : 0] op1;
10 wire   [ 7 : 0] op2;
11 wire   [ 7 : 0] op3;
12
13 assign op0    =    (vra[ 7: 0] + ~vrb[ 7: 0] + 1) & 8'hff;
14 assign op1    =    (vra[15: 8] + ~vrb[15: 8] + 1) & 8'hff;
15 assign op2    =    (vra[23:16] + ~vrb[23:16] + 1) & 8'hff;
16 assign op3    =    (vra[31:24] + ~vrb[31:24] + 1) & 8'hff;
17 assign vrt    =    {op3, op2, op1, op0};
18
19 endmodule
```

## 3、vavgsh

```
1 module vavgsh( vra, vrb, vrt );
2
3 input  [31 : 0] vra;
4 input  [31 : 0] vrb;
5 output [31 : 0] vrt;
6
7 wire   [31 : 0] vrt;
8 wire   [15 : 0] op0;
9 wire   [15 : 0] op1;
10
11 assign op0    =    ((vra[15: 0] + vrb[15: 0] + 1) >> 1);
12 assign op1    =    ((vra[31:16] + vrb[31:16] + 1) >> 1);
13 assign vrt    =
14     {(vra[31]^vrb[31] ? ~op1[15] : op1[15]), op1[14:0],
15     (vra[15]^vrb[15] ? ~op0[15] : op0[15]), op0[14:0]};
16
17 endmodule
```

## 4、vcmpequh

```
1  module vcmpequh(vra, vrb, vrt);
2
3  input  [31 : 0] vra;
4  input  [31 : 0] vrb;
5  output [31 : 0] vrt;
6
7  wire   [31 : 0] vrt;
8
9  assign vrt[15 : 0] = ( vra[15: 0] == vrb[15: 0] ) ?
10                      16'hffff : 16'h0000;
11 assign vrt[31 : 16] = ( vra[31:16] == vrb[31:16] ) ?
12                      16'hffff : 16'h0000;
13
14 endmodule
```

## 5、vslb


```
1  module vslb( vra, vrb, vrt );
2
3  input      [31: 0] vra;
4  input      [31: 0] vrb;
5  output     [31: 0] vrt;
6
7  wire       [31: 0] vrt;
8  wire       [15: 0] res0;
9  wire       [15: 0] res1;
10 wire       [15: 0] res2;
11 wire       [15: 0] res3;
12 wire       [31: 0] sh;
13
14 assign sh   =    vrb & 32'b00000111000001110000011100000111;
15 assign res0 =    vra[ 7: 0] << sh[ 7: 0];
16 assign res1 =    vra[15: 8] << sh[15: 8];
17 assign res2 =    vra[23:16] << sh[23:16];
18 assign res3 =    vra[31:24] << sh[31:24];
19 assign vrt  =    {res3[ 7: 0], res2[ 7: 0],
20                  res1[ 7: 0], res0[ 7: 0]};
21
22 endmodule
```

## 六、仿真验证

### 1、vaddsws

测试向量：

```
vra: 32'hffffffff;
     32'h01010101;
     32'h89abcdef;
vrb: 32'hffffffff;
     32'h10101010;
     32'hfedcba98;
```






## 2、vsububm

测试向量:

```

vra: {8'h0, 8'h1, 8'h2, 8'h3};
      {8'hff, 8'h0, 8'hff, 8'h0};
      {8'hfe, 8'hdc, 8'hba, 8'h98};
vrb: {8'h4, 8'h4, 8'h4, 8'h4};
      {8'h0, 8'hff, 8'h0, 8'hff};
      {8'h01, 8'h23, 8'h45, 8'h67};

```




## 3、vavgsh

测试向量:

```

vra: {16'h7fff, 16'h0001};
      {16'h0001, 16'h0001};
      {16'hffff, 16'h8000};
vrb: {16'h0001, 16'h7ffe};
      {16'hfedc, 16'hba98};
      {16'h0123, 16'h4567};


```



#### 4、vcmpequh

测试向量:


```
vra: {16'h0000, 16'h0101};
      {16'hffff, 16'h1111};
      {16'h1010, 16'h1111};
vrb: {16'h0101, 16'h0101};
      {16'hffff, 16'h1111};
      {16'h1010, 16'h0000};
```



## 5、 vs1b

测试向量:

```
vra: {8'h1, 8'h1, 8'h1, 8'h1};
      {8'hff, 8'hff, 8'hff, 8'hff};
      {8'hf, 8'hf, 8'hf, 8'hf};
vrb: {8'h1, 8'h2, 8'h3, 8'h4};
      {8'h8, 8'h7, 8'h6, 8'h5};
      {8'h1, 8'h2, 8'h4, 8'h8};
```



## 七、顶层模块集成


```
1  module vsfx_top(clk, en, vra, vrb, ins, vrt_en, vrt, sat, cr6);
2
3  input          clk;
4  input          en;
5  input  [127 : 0] vra;
6  input  [127 : 0] vrb;
7  input  [ 7 : 0] ins;
8  output         vrt_en;
9  output [127 : 0] vrt;
10 output         sat;
11 output [ 3 : 0] cr6;
12
13 reg  [127 : 0] vrt;
14 reg          sat;
15 reg  [ 3 : 0] cr6;
16 reg          vrt_en;
17 wire  [127 : 0] add;
18 wire  [127 : 0] sub;
19 wire  [127 : 0] avg;
20 wire  [127 : 0] cmp;
21 wire  [127 : 0] shift;
22 wire  sat0, sat1, sat2, sat3;
23
24 vaddsws add0( .vra(vra[ 31: 0]), .vrb(vrb[ 31: 0]),
25              .vrt(add[ 31: 0]), .sat(sat0) );
26 vaddsws add1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
27              .vrt(add[ 63: 32]), .sat(sat1) );
28 vaddsws add2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
29              .vrt(add[ 95: 64]), .sat(sat2) );
```

```

30 vaddsws add3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
31             .vrt(add[127: 96]), .sat(sat3) );
32
33 vsububm sub0( .vra(vra[ 31:  0]), .vrb(vrb[ 31:  0]),
34             .vrt(sub[ 31:  0]) );
35 vsububm sub1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
36             .vrt(sub[ 63: 32]) );
37 vsububm sub2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
38             .vrt(sub[ 95: 64]) );
39 vsububm sub3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
40             .vrt(sub[127: 96]) );
41
42 vavgsh avg0( .vra(vra[ 31:  0]), .vrb(vrb[ 31:  0]),
43             .vrt(avg[ 31:  0]) );
44 vavgsh avg1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
45             .vrt(avg[ 63: 32]) );
46 vavgsh avg2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
47             .vrt(avg[ 95: 64]) );
48 vavgsh avg3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
49             .vrt(avg[127: 96]) );
50
51 vcmpequh cmp0( .vra(vra[ 31:  0]), .vrb(vrb[ 31:  0]),
52             .vrt(cmp[ 31:  0]) );
53 vcmpequh cmp1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
54             .vrt(cmp[ 63: 32]) );
55 vcmpequh cmp2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
56             .vrt(cmp[ 95: 64]) );
57 vcmpequh cmp3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
58             .vrt(cmp[127: 96]) );

```

```
59
60 vslb shift0( .vra(vra[ 31: 0]), .vrb(vrb[ 31: 0]),
61             .vrt(shift[ 31: 0]) );
62 vslb shift1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
63             .vrt(shift[ 63: 32]) );
64 vslb shift2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
65             .vrt(shift[ 95: 64]) );
66 vslb shift3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
67             .vrt(shift[127: 96]) );
68
69 always @(posedge clk)
70 begin
71     if (ins == 8'b01110000) //vaddsws
72     begin
73         vrt <= add;
74         sat <= sat0 | sat1 | sat2 | sat3;
75     end
76     else if (ins == 8'b10000000) //vsububm
77         vrt <= sub;
78     else if (ins == 8'b10101001) //vavgsh
79         vrt <= avg;
80     else if (ins == 8'b00001011) //vcmpequh
81         vrt <= cmp;
82     else if (ins == 8'b00100010) //vslb
83         vrt <= shift;
84
85     vrt_en <= en;
86 end
87
88 endmodule
```



对比./sim/out result 中的两个文件结果一致，说明模块功能正确。