天岸大学

计算机设计与调试

实验报告




学院计算机科学与技术专业计算机科学与技术年级2013 级学号3013216096姓名梁振铎

2016年5月11日

一、实验内容

- 1、用C或C++语言,实现VSFX指令的功能仿真器(ISS)。
- 2、用 Verilog HLD 语言,实现 VSFX 指令硬件设计,即 VSFX 模块设计。
- 3、在基于 SystemVerilog 的自动仿真比对平台上,验证所设计的 VSFX 模块的功能正确性。
- 4、完成 PPC405+AltiVec 硬件设计与验证。将所设计的 VSFX 模块集成到已有的项层设计中,完成指令功能验证。



二、指令功能定义

1 vaddsws

有符号字向量(32位)带饱和相加

Vector Add Signed Word Saturate VX-form

vaddsws VRT, VRA, VRB

4	VRT	VRA	VRB	896	
0	6	11	16	21	31

```
do i=0 to 127 by 32

aop \leftarrow EXTS((VRA)_{i:i+31})
bop \leftarrow EXTS((VRB)_{i:i+31})
VRT_{i:i+31} \leftarrow Clamp(aop +_{int} bop, -2^{31}, 2^{31}-1)
```

For each vector element *i* from 0 to 3, do the following.


Signed-integer word element *i* in VRA is added to signed-integer word element *i* in VRB.

- If the sum is greater than 2³¹-1 the result saturates to 2³¹-1.
- If the sum is less than -2³¹ the result saturates to -2³¹.

The low-order 32 bits of the result are placed into word element *i* of VRT.

Special Registers Altered:

SAT



d	а	b	maps to	
	vector unsigned int	vector unsigned int		
vector unsigned int	ector unsigned int vector unsigned int		vadduws d,a,b	
	vector bool int	vector unsigned int		
	vector signed int	vector signed int		
vector signed int	vector signed int	vector bool int	vaddsws d,a,b	
	vector bool int	vector signed int		

Figure 4-19. Add Saturating Four Integer Elements (32-bit)

2 vsububm

无符号字节向量(8位)相减

Vector Subtract Unsigned Byte Modulo VX-form

vsububm VRT,VRA,VRB

4	VRT	VRA	VRB	1024	
0	6	11	16	21	31


```
do i=0 to 127 by 8  aop \leftarrow EXTZ((VRA)_{i:i+7}) \\ bop \leftarrow EXTZ((VRB)_{i:i+7}) \\ VRT_{i:i+7} \leftarrow Chop(aop +_{int} \neg bop +_{int} 1, 8)
```

For each vector element *i* from 0 to 15, do the following.

Unsigned-integer byte element *i* in VRB is subtracted from unsigned-integer byte element *i* in VRA. The low-order 8 bits of the result are placed into byte element *i* of VRT.

Special Registers Altered:

None



d	а	maps to
vector signed char	vector signed char	vspltisb z,0 <mark>vsububm</mark> t,z,a vmaxsb d,a,t

Figure 4-5. Absolute Value of Sixteen Integer Elements (8-bit)

3, vavgsh

有符号半字向量(16位)求平均值

Vector Average Signed Halfword VX-form

vavgsh VRT,VRA,VRB

4	VRT	VRA	VRB	1346	\neg
0	6	11	16	21 3	31

```
do i=0 to 127 by 16

aop \leftarrow EXTS((VRA)_{i:i+15})
bop \leftarrow EXTS((VRB)_{i:i+15})
VRT_{i:i+15} \leftarrow Chop((aop +_{int} bop +_{int} 1) >> 1, 16)
```


For each vector element *i* from 0 to 7, do the following.

Signed-integer halfword element *i* in VRA is added to signed-integer halfword element *i* in VRB. The sum is incremented by 1 and then shifted right 1 bit.

The low-order 16 bits of the result are placed into halfword element *i* of VRT.

Special Registers Altered:

None



d	а	b	maps to
vector unsigned short	vector unsigned short	vector unsigned short	vavguh d,a,b
vector signed short	vector signed short	vector signed short	vavgsh d,a,b

Figure 4-23. Average Eight Integer Elements (16-bit)

4 vcmpequh

无符号半字向量(16位)比较是否相等

Vector Compare Equal To Unsigned Halfword VC-form

vcmpequh VRT,VRA,VRB (Rc=0) vcmpequh. VRT,VRA,VRB (Rc=1)


4	VRT	VRA	VRB	Rc	70	
0	6	11	16	21	22	31

For each vector element *i* from 0 to 7, do the following.

Unsigned-integer halfword element *i* in VRA is compared to unsigned-integer halfword element element *i* in VRB. Halfword element *i* in VRT is set to all 1s if unsigned-integer halfword element *i* in VRA is equal to unsigned-integer halfword element *i* in VRB, and is set to all 0s otherwise.

Special Registers Altered:

CR6 (if Rc=1)



d	а	b	maps to
vector bool short	vector unsigned short	vector unsigned short	vcmpeguh d,a,b
vector boor short	vector signed short	vector signed short	vempedum d,a,b

Figure 4-28. Compare Equal of Eight Integer Elements (16-Bit)

5, vslb

字节向量(8位)左移

Vector Shift Left Byte

VX-form

vslb VRT,VRA,VRB

4	VRT	VRA	VRB	260	7
0	6	11	16	21 3	1

do i=0 to 127 by 8 sh
$$\leftarrow$$
 (VRB)_{i+5:i+7} VRT_{i:i+7} \leftarrow (VRA)_{i:i+7} $<<$ sh

For each vector element *i* from 0 to 15, do the following.


Byte element *i* in VRA is shifted left by the number of bits specified in the low-order 3 bits of byte element *i* in VRB.

- Bits shifted out of bit 0 are lost.
- Zeros are supplied to the vacated bits on the right.

The result is placed into byte element *i* of VRT.

Special Registers Altered:

None



d a		b	maps to
vector unsigned char	vector unsigned char	vector unsigned char	vslb d,a,b
vector signed char	vector signed char	vector unsigned char	void u,a,b


Figure 4-103. Shift Bits Left in Sixteen Integer Elements (8-Bit)

三、C++建模

```
#include "ppc_altivec.h"
 2
 3
    signed int Clamp
    (signed long long x, signed int y, signed int z){
 4
 5
        if(x<y) return y;</pre>
        if(x>z) return z;
 6
 7
        return x;
 8
    }
 9
10
    template <typename T>
11
    T Chop(T x, T y){
        return x & ((1<<y)-1);
12
13
14
15
    void vaddsws (ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
16
        for(int i=0;i<4;i++) {</pre>
             r.s32[i] = Clamp((long long)a.s32[i] +
17
                 (long long)b.s32[i], -(1<<31), (1<<31)-1);
18
        }
19
20
21
    void vsububm (ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
22
        for(int i=0;i<16;i++) {</pre>
23
             r.u8[i] =
             (unsigned char)Chop(a.u8[i] + (~b.u8[i]) + 1, 8);
24
25
        }
26
    }
27
    void vavgsh (ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
        for(int i=0;i<8;i++) {</pre>
28
29
             r.s16[i] =
```

```
(signed short)Chop((a.s16[i] + b.s16[i] + 1)>>1, 16);
30
31
        }
32
33
    void vcmpequh(ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
34
        for(int i=0;i<8;i++) {</pre>
            r.u16[i] =
35
36
             (unsigned short)(a.u16[i] == b.u16[i] ? 0xfffff : 0x0);
        }
37
    }
38
39
    void vslb (ppc_avr_t &r, ppc_avr_t &a, ppc_avr_t &b){
40
        for(int i=0;i<16;i++) {</pre>
            int sh = b.s8[i]\&0x7;
41
42
            r.s8[i] = a.s8[i] << sh;
        }
43
44 }
```

四、硬件架构设计



五、模块级 RTL 代码

1, vaddsws

```
1 module vaddsws( vra, vrb, vrt, sat );
 2
 3
   input [31 : 0] vra;
   input [31 : 0] vrb;
 5
   output [31 : 0] vrt;
   output sat;
 6
 7
 8
   wire [31 : 0] sum;
 9
   wire [31:0] vrt;
10
    wire sat;
11
12
    assign {sat, sum} = vra + vrb;
    assign vrt = (vra[31]^vrb[31]) ? sum : (vra[31]\&\&vrb[31]) ?
13
14
                          (sum[31] ? sum : 32'h80000000) :
15
                          (sum[31] ? 32'h7fffffff : sum));
16
17 endmodule
```

2 vsububm

```
1 module vsububm( vra, vrb, vrt );
 2
 3
    input [31 : 0] vra;
    input [31 : 0] vrb;
 5
    output [31 : 0] vrt;
 6
 7
    wire [31 : 0] vrt;
 8
    wire [ 7 : 0] op0;
 9
    wire
          [ 7 : 0] op1;
          [ 7 : 0] op2;
10
    wire
    wire [ 7 : 0] op3;
11
12
                       (vra[7:0] + \sim vrb[7:0] + 1) \& 8'hff;
13
    assign op0
               =
                        (vra[15: 8] + \sim vrb[15: 8] + 1) \& 8'hff;
14
    assign op1
15
    assign op2
                        (vra[23:16] + \sim vrb[23:16] + 1) \& 8'hff;
                        (vra[31:24] + \sim vrb[31:24] + 1) \& 8'hff;
16
    assign op3
               =
17
    assign vrt
                       {op3, op2, op1, op0};
                =
18
19 endmodule
```

3 vavgsh

```
1 module vavgsh( vra, vrb, vrt );
 2
 3
   input [31 : 0] vra;
    input [31 : 0] vrb;
 5
    output [31 : 0] vrt;
 6
 7
    wire [31 : 0] vrt;
 8
    wire [15 : 0] op0;
    wire [15 : 0] op1;
 9
10
11
    assign op0 =
                      ((vra[15: 0] + vrb[15: 0] + 1) >> 1);
12
    assign op1
                      ((vra[31:16] + vrb[31:16] + 1) >> 1);
               =
13
    assign vrt
14
         {(vra[31]^vrb[31] ? ~op1[15] : op1[15]), op1[14:0],
          (vra[15]^vrb[15] ? ~op0[15] : op0[15]), op0[14:0]};
15
16
17 endmodule
```

4, vcmpequh

```
1 module vcmpequh(vra, vrb, vrt);
 2
   input [31 : 0] vra;
 3
    input [31 : 0] vrb;
    output [31 : 0] vrt;
 5
 6
 7
    wire [31 : 0] vrt;
 8
 9
    assign vrt[15 : 0] = ( vra[15: 0] == vrb[15: 0] ) ?
10
                            16'hffff : 16'h0000;
11
    assign vrt[31 : 16] = ( vra[31:16] == vrb[31:16] ) ?
12
                            16'hffff : 16'h0000;
13
14 endmodule
```

```
5 vslb
1 module vslb( vra, vrb, vrt );
2
3
   input [31: 0] vra;
   input [31: 0] vrb;
4
   output [31: 0] vrt;
5
6
   wire
            [31: 0] vrt;
7
8
   wire
            [15: 0] res0;
9
            [15: 0] res1;
   wire
            [15: 0] res2;
10
   wire
            [15: 0] res3;
11
   wire
12
   wire
            [31: 0] sh;
13
14
   assign sh = vrb & 32'b000001110000011100000111;
15
   assign res0 = vra[7:0] << sh[7:0];
   assign res1 = vra[15: 8] \ll sh[15: 8];
16
17
   assign res2 = vra[23:16] \ll sh[23:16];
   assign res3 = vra[31:24] \ll sh[31:24];
18
   assign vrt = {res3[ 7: 0], res2[ 7: 0],
19
                      res1[ 7: 0], res0[ 7: 0]};
20
```

21


22 endmodule

六、仿真验证

1 vaddsws

测试向量:


> 32'h10101010; 32'hfedcba98;



2 vsububm


测试向量:

vra: {8'h0, 8'h1, 8'h2, 8'h3};
 {8'hff, 8'h0, 8'hff, 8'h0};
 {8'hfe, 8'hdc, 8'hba, 8'h98};
vrb: {8'h4, 8'h4, 8'h4, 8'h4};
 {8'h0, 8'hff, 8'h0, 8'hff};
 {8'h01, 8'h23, 8'h45, 8'h67};




3, vavgsh

测试向量:



4, vcmpequh


测试向量:



5, vslb

测试向量:

```
vra: {8'h1, 8'h1, 8'h1, 8'h1};
    {8'hff, 8'hff, 8'hff, 8'hff};
    {8'hf, 8'hf, 8'hf, 8'hf};
vrb: {8'h1, 8'h2, 8'h3, 8'h4};
    {8'h8, 8'h7, 8'h6, 8'h5};
    {8'h1, 8'h2, 8'h4, 8'h8};
```



七、顶层模块集成


```
module vsfx_top(clk, en, vra, vrb, ins, vrt_en, vrt, sat, cr6);
 2
 3
    input
                     clk;
 4
    input
                     en;
5
    input [127 : 0] vra;
    input [127 : 0] vrb;
 6
7
    input [ 7 : 0] ins;
8
    output
                    vrt_en;
    output [127 : 0] vrt;
9
10
    output
                     sat;
    output [ 3 : 0] cr6;
11
12
13
    reg
           [127 : 0] vrt;
14
    reg
                      sat;
15
    reg
           [ 3: 0] cr6;
16
                      vrt en;
    reg
    wire
17
           [127 : 0] add;
18
    wire
           [127 : 0] sub;
           [127 : 0] avg;
19
    wire
20
   wire
           [127 : 0] cmp;
           [127 : 0] shift;
21
    wire
22
            sat0, sat1, sat2, sat3;
    wire
23
24
    vaddsws add0( .vra(vra[ 31: 0]), .vrb(vrb[ 31: 0]),
25
                  .vrt(add[ 31: 0]), .sat(sat0) );
    vaddsws add1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
26
27
                  .vrt(add[ 63: 32]), .sat(sat1) );
    vaddsws add2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
28
29
                  .vrt(add[ 95: 64]), .sat(sat2) );
```

```
vaddsws add3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
30
31
                  .vrt(add[127: 96]), .sat(sat3) );
32
    vsububm sub0( .vra(vra[ 31: 0]), .vrb(vrb[ 31: 0]),
33
34
                  .vrt(sub[ 31: 0]) ):
    vsububm sub1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
35
36
                  .vrt(sub[ 63: 32]) );
    vsububm sub2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
37
38
                  .vrt(sub[ 95: 64]) );
    vsububm sub3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
39
40
                  .vrt(sub[127: 96]) );
41
    vavgsh avg0( .vra(vra[ 31: 0]), .vrb(vrb[ 31: 0]),
42
43
                 .vrt(avg[ 31: 0]) );
    vavgsh avg1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
44
45
                 .vrt(avg[ 63: 32]) );
46
    vavgsh avg2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
47
                 .vrt(avg[ 95: 64]) );
48
    vavgsh avg3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
49
                 .vrt(avg[127: 96]) );
50
51
    vcmpequh cmp0( .vra(vra[ 31: 0]), .vrb(vrb[ 31: 0]),
52
                   .vrt(cmp[ 31: 0]) );
    vcmpequh cmp1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
53
54
                   .vrt(cmp[ 63: 32]) );
55
    vcmpequh cmp2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
56
                   .vrt(cmp[ 95: 64]) );
57
    vcmpequh cmp3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
58
                   .vrt(cmp[127: 96]) );
```


```
59
    vslb shift0( .vra(vra[ 31: 0]), .vrb(vrb[ 31: 0]),
60
61
                  .vrt(shift[ 31: 0]) );
62
    vslb shift1( .vra(vra[ 63: 32]), .vrb(vrb[ 63: 32]),
63
                  .vrt(shift[ 63: 32]) );
    vslb shift2( .vra(vra[ 95: 64]), .vrb(vrb[ 95: 64]),
64
65
                  .vrt(shift[ 95: 64]) );
66
    vslb shift3( .vra(vra[127: 96]), .vrb(vrb[127: 96]),
67
                  .vrt(shift[127: 96]) );
68
69
    always @(posedge clk)
70
    begin
71
             if (ins == 8'b01110000) //vaddsws
72
        begin
73
            vrt <= add;</pre>
74
            sat <= sat0 | sat1 | sat2 | sat3;</pre>
75
        end
76
        else if (ins == 8'b10000000) //vsububm
77
            vrt <= sub;</pre>
78
        else if (ins == 8'b10101001) //vavgsh
79
             vrt <= avg;</pre>
        else if (ins == 8'b00001011) //vcmpequh
80
81
             vrt <= cmp;</pre>
        else if (ins == 8'b00100010) //vslb
82
            vrt <= shift;</pre>
83
84
85
        vrt_en <= en;</pre>
86
    end
87
88 endmodule
```

八、顶层仿真

运行./module verification/sim32.bat 结果如下:



运行./sim/sim.bat 结果如下:



对比./sim/out result 中的两个文件结果一致,说明模块功能正确。