



120V 升压, 4A 峰值电流, 高频高侧和低侧驱动器

查询样片: UCC27210, UCC27211

特性

- 用独立输入驱动高侧和低侧配置中的两个 N 通道金属氧化物半导体场效应晶体管 (MOSFET)
- 最大引导电压 120V 直流
- 4A 吸收,4A 源输出电流
- 0.9Ω 上拉和下拉电阻
- 输入引脚能够耐受 -10V 至 20V 的电压,并且与电源电压范围无关
- 晶体管-晶体管逻辑电路 (TTL) 或伪 CMOS 兼容输入版本
- 8V 至 17V VDD 运行范围, (绝对最大值 20V)
- 7.2ns 上升和 5.5ns 下降时间(采用 1000pF 负载时)
- 快速传播延迟时间(典型值 18ns)
- 2ns 延迟匹配
- 用于高侧和低侧驱动器的对称欠压闭锁功能
- 可提供全部行业标准封装(小外形尺寸集成电路 (SOIC)-8 封装, PowerPAD™ SOIC-8, 4mm x 4mm 小外形尺寸无引线 (SON)-8 封装和 4mm x 4mm SON-10)
- -40℃ 至 140℃ 的额定温度范围


应用范围

- 针对电信,数据通信和商用的电源
- 半桥和全桥转换器
- 推挽转换器
- 高电压同步降压型转换器
- 两开关正激式转换器
- 有源箝位正激式转换器
- D 类音频放大器

说明

UCC27210 和 UCC27211 驱动器基于常见的 UCC27200 和 UCC27201 MOSFET 驱动器,但是对性能进行了几项重大改进。峰值输出上拉和下拉电流已经被增加至 4A 拉电流和 4A 灌电流,并且上拉和下拉电阻已经被减少至 0.9Ω,因此可以在 MOSFET 的米勒效应平台转换期间用尽可能小的开关损耗来驱动大功率 MOSFET。现在,输入结构能够直接处理 -10 VDC,这增加了稳健耐用性,并且可实现与栅极驱动变压器的直接对接,而无需使用整流二极管。此输入与电源电压无关,并且具有一个 20V 的最大额定值。

典型应用图



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



说明 (续)

UCC27210/1 的开关节点(HS 引脚)能够处理 -18V 最大电压,这可保护高侧通道不受固有负电压所导致的寄生电感和离散电容的损坏。 UCC27210(伪 CMOS 输入)和 UCC27211(TTL 输入)已经增加了滞后,从而使得到模拟或数字脉宽调制 (PWM) 控制器的接口具有增强的抗扰度。

低端和高端栅极驱动器是独立控制的,并在彼此的接通和关断之间实现了至 2ns 的匹配。

由于在芯片上集成了一个额定电压为 **120V** 的自举二极管,因此无需采用外部分立式二极管。 为高端和低端驱动器提供了欠压闭锁功能,如果驱动电压低于额定的阀值电压,则提供对称接通/关闭运行方式,并且强制输出为低电平。

这两款器件均采用 8 引脚 SOIC (D), PowerPad™ SOIC-8 (DDA), 4mm x 4mm SON-8 (DRM) 和 SON-10 (DPR) 封装。



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION (1)

	INPUT	PACKAGED DEVICES ⁽¹⁾						
TEMPERATURE RANGE T _A = T _J	COMPATIBILITY	SOIC-8 (D) ⁽²⁾	PowerPAD™ SOIC-8 (DDA) ⁽²⁾	SON-8 (DRM) ⁽³⁾	SON-10 (DPR) ⁽⁴⁾			
40°C to 440°C	Pseudo CMOS	UCC27210D	UCC27210DDA	UCC27210DRM	UCC27210DPR			
-40°C to 140°C	TTL	UCC27211D	UCC27211DDA	UCC27211DRM	UCC27211DPR			

- (1) These products are packaged in Lead (Pb)-Free and green lead finish of PdNiAu which is compatible with MSL level 1 at 255°C to 260°C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations.
- (2) D (SOIC-8) and DDA (Power Pad™ SOIC-8) packages are available taped and reeled. Add R suffix to device type (e.g. UCC27210ADR/UCC27211ADR) to order quantities of 2,500 devices per reel.
- (3) DRM (SON-8) package comes either in a small reel of 250 pieces as part number UCC27210ADRMT/UCC27211ADRMT, or larger reels of 3000 pieces as part number UCC27210ADRMR/UCC27211ADRMR.
- (4) DPR (SON-10) package comes either in a small reel of 250 pieces as part number UCC27210ADPRT/UCC27211ADPRT, or large reels of 3000 pieces as part number UCC27210ADPRR/UCC27211ADPRR.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage range, V _{DD} ⁽¹⁾ , V _{HB} - \	-0.3	20		
Input voltages on LI and HI, V _{LI} , V _{HI}	-10	20		
Output valtage on LOV	DC	-0.3	V _{DD} + 0.3	
Output voltage on LO, V _{LO}	Repetitive pulse <100 ns ⁽²⁾	-2	V _{DD} + 0.3	
Outrot valtage en LIO V	DC	V _{HS} - 0.3	V _{HB} + 0.3	V
Output voltage on HO, V _{HO}	Repetitive pulse <100 ns ⁽²⁾	V _{HS} - 2	V _{HB} + 0.3	
V. I	DC	-1	115	
Voltage on HS, V _{HS}	Repetitive pulse <100 ns ⁽²⁾	-(24V-VDD)	115	
Voltage on HB, V _{HB}		-0.3	120	
	Human Body Model (HBM)		2	
ESD	Field Induced Charged Device Model (FICDM)		1	kV
Operating virtual junction temperatur	-40	150		
Storage temperature, T _{STG}	-65	150	°C	
Lead temperature (soldering, 10 sec		300		

⁽¹⁾ All voltages are with respect to VSS unless otherwise noted. Currents are positive into, negative out of the specified terminal.(2) Verified at bench characterization. VDD is the value used in an application design.

RECOMMENDED OPERATING CONDITIONS

all voltages are with respect to V_{SS} ; currents are positive into and negative out of the specified terminal. $-40^{\circ}C < T_{J} = T_{A} < T_{A} <$ 140°C (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
Supply voltage range, V _{DD} , V _{HB} -V _{HS}	8	12	17	
Voltage on HS, V _{HS}	-1		105	
Voltage on HS, V _{HS} (repetitive pulse <100 ns)	-(24V-VDD)		110	V
Voltage on HB, V _{HB}	V _{HS} +8, V _{DD} -1		V _{HS} +17, 115	
Voltage slew rate on HS			50	V/ns
Operating junction temperature range	-40		140	°C



THERMAL INFORMATION

		UCC272	UCC27210/11 ⁽¹⁾			
	THERMAL METRIC	D	DDA	UNITS		
		8 PINS	8 PINS			
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	111.8	37.7			
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	56.9	47.2			
θ_{JB}	Junction-to-board thermal resistance (4)	53.0	9.6	9004		
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	7.8	2.8	°C/W		
ΨЈВ	Junction-to-board characterization parameter (6)	52.3	9.4			
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	n/a	3.6			

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{IA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

THERMAL INFORMATION

		UCC272		
	THERMAL METRIC	DRM	DPR	UNITS
		8 PINS	10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	33.9	36.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	33.2	36.0	
θ_{JB}	Junction-to-board thermal resistance (4)	11.4	14.0	9 0 0 0 1
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	0.4	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter (6)	11.7	14.2	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (7)	2.3	3.4	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



ELECTRICAL CHARACTERISTICS

 $V_{DD} = V_{HB} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}, \text{ no load on LO or HO}, T_A = T_J = -40^{\circ}\text{C} \text{ to } 140^{\circ}\text{C}, \text{ (unless otherwise noted)}$

PARAMETER			TEST CONDITION	MIN	TYP	MAX	UNITS	
Supply	Currents							
I _{DD}	V _{DD} quiescent current		V(LI) = V(HI) = 0 V	0.05	0.085	0.17		
I _{DDO}		UCC27210	C27210		2.6	5.2		
	V _{DD} operating current	UCC27211	$f = 500 \text{ kHz}, C_{LOAD} = 0$		2.5	5.2	mA	
I _{HB}	Boot voltage quiescent curr	ent	V(LI) = V(HI) = 0 V	0.015	0.065	0.1		
I _{HBO}	Boot voltage operating curre	ent	$f = 500 \text{ kHz}, C_{LOAD} = 0$		2.5	5.0		
I _{HBS}	HB to V _{SS} quiescent curren	t	V(HS) = V(HB) = 115 V		0.0005	1.0	μΑ	
I _{HBSO}	HB to V _{SS} operating current	t	$f = 500 \text{ kHz}, C_{LOAD} = 0$		0.07	1.2	mA	
Input								
V_{HIT}	Input voltage threshold		UCC27210	4.2	5.0	5.8		
			UCC27210 (DDA only)	4.2	5.0	5.9		
V_{LIT}	Input voltage threshold		UCC27210	2.4	3.2	4.0	V	
			UCC27210 (DDA only)	2.4	3.2	4.0		
V _{IHYS}	Input voltage hysteresis		110027210		1.8			
R _{IN}	Input pulldown resistance		UCC27210		102		kΩ	
V _{HIT}	Input voltage threshold		UCC27211	1.9	2.3	2.7		
			UCC27211 (DDA only)	1.9	2.3	2.8		
V _{LIT}	Input voltage threshold		UCC27211	1.3	1.6	1.9	V	
			UCC27211 (DDA only)	1.3	1.6	2.1		
V _{IHYS}	Input voltage hysteresis		110007044		700		mV	
R _{IN}	Input pulldown resistance		UCC27211		68		kΩ	
Under-\	/oltage Lockout (UVLO)		•					
V_{DDR}	V _{DD} turn-on threshold			6.2	7.0	7.8		
			DDA only	5.8	7.0	8.1		
V _{DDHYS}	Hysteresis				0.5			
V_{HBR}	V _{HB} turn-on threshold			5.6	6.7	7.9	V	
			DDA only	5.3	6.7	8.0		
V _{HBHYS}	Hysteresis				1.1			
Bootstr	ap Diode							
V_{F}	Low-current forward voltage	•	I _{VDD-HB} = 100 μA		0.65	0.8	V	
V_{FI}	High-current forward voltage	e	I _{VDD-HB} = 100 mA		0.85	0.95	v	
R _D	Dynamic resistance, ΔVF/Δ	I	I _{VDD-HB} = 100 mA and 80 mA	0.3	0.5	0.85	Ω	
LO Gate	e Driver							
V_{LOL}	Low-level output voltage		I _{LO} = 100 mA	0.05	0.09	0.19		
V_{LOH}	High level output voltage		I_{LO} = -100 mA, V_{LOH} = V_{DD} - V_{LO}	0.1	0.16	0.29	V	
	Peak pull-up current ⁽¹⁾		V _{LO} = 0 V		3.7		^	
	Peak pull-down current ⁽¹⁾		V _{LO} = 12 V		4.5		Α	
HO GAT	TE Driver			·				
V _{HOL}	Low-level output voltage		I _{HO} = 100 mA	0.05	0.09	0.19		
V _{HOH}	High-level output voltage		I_{HO} = -100 mA, V_{HOH} = V_{HB} - V_{HO}	0.1	0.16	0.29) V	
	Peak pull-up current ⁽¹⁾		V _{HO} = 0 V		3.7			
	Peak pull-down current ⁽¹⁾		V _{HO} = 12 V		4.5		Α	

⁽¹⁾ Ensured by design.



ELECTRICAL CHARACTERISTICS (continued)


 $V_{DD} = V_{HB} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}, \text{ no load on LO or HO}, T_A = T_J = -40 ^{\circ}\text{C}$ to 140 $^{\circ}\text{C}$, (unless otherwise noted)

PARAMETER			TEST CONDITION	MIN	TYP	MAX	UNITS	
Switchi	ing Parameters: Propagation	n Delays						
T _{DLFF}	V _{LI} falling to V _{LO} falling			15	21	37		
T _{DHFF}	V _{HI} falling to V _{HO} falling		110027240 0	15	21	37		
T_{DLRR}	V_{LI} rising to V_{LO} rising		UCC27210, C _{LOAD} = 0	15	24	46		
T _{DHRR}	V _{HI} rising to V _{HO} rising			15	24	46	ns	
T_{DLFF}	V _{LI} falling to V _{LO} falling			10	17	30	115	
T _{DHFF}	V _{HI} falling to V _{HO} falling		UCC27211, C _{LOAD} = 0	10	17	30		
T_{DLRR}	V_{LI} rising to V_{LO} rising		00027211, O _{LOAD} = 0	10	18	40		
T_{DHRR}	V_{HI} rising to V_{HO} rising			10	18	40		
Switchi	ing Parameters: Delay Matc	hing	-					
T	From HO OFF to LO ON		$T_J = 25^{\circ}C$		3	11	ns	
T _{MON}	IMON FIGHT HO OFF to LO ON	UCC27210	$T_J = -40$ °C to 140°C		3	14	. IIS	
T	From LO OFF to HO ON	00027210	$T_J = 25^{\circ}C$		3	11	ns	
T _{MOFF}	FIGHT LO OFF TO TIO ON		$T_J = -40$ °C to 140°C		3	14		
т	From HO OFF to LO ON		$T_J = 25^{\circ}C$		2	9.5	ns	
T _{MON}	N FIGHT HO OFF TO LO ON	UCC27211	$T_{J} = -40^{\circ}\text{C to } 140^{\circ}\text{C}$		2	14	113	
T	From LO OFF to HO ON	00027211	$T_J = 25^{\circ}C$		2	9.5	5 ns	
T _{MOFF}	TION LO ON TO THE ON		$T_J = -40$ °C to 140°C		2	14	115	
Switchi	ing Parameters: Output Rise	and Fall Time						
t_R	LO rise time		C _{LOAD} = 1000 pF, from 10% to 90%		7.2			
t_R	HO rise time		OLOAD = 1000 pr , 110111 10 /8 to 90 /8		7.2		ns	
t _F	LO fall time		C _{LOAD} = 1000 pF, from 90% to 10%		5.5		113	
t_{F}	HO fall time		OLOAD = 1000 pr , 110111 90 % to 10 %		5.5			
t_R	LO, HO		$C_{LOAD} = 0.1 \mu F$, (3 V to 9 V)		0.36	0.6		
t_F	LO, HO		$C_{LOAD} = 0.1 \mu F$, (9 V to 3 V)		0.15	0.4	μs	
Switchi	ng Parameters: Miscellaned	ous						
	Minimum input pulse width output	that changes the				50	ns	
	Bootstrap diode turn-off tim	e ⁽²⁾⁽³⁾	$I_F = 20 \text{ mA}, I_{REV} = 0.5 \text{ A}^{(4)}$		20			

 ⁽²⁾ Ensured by design.
 (3) I_F: Forward current applied to bootstrap diode, I_{REV}: Reverse current applied to bootstrap diode.
 (4) Typical values for T_A = 25°C.





Timing Diagrams








DEVICE INFORMATION














TERMINAL FUNCTIONS


DIN NAME	P	IN	DESCRIPTION			
PIN NAME	D/DDA/DRM	DPR	DESCRIPTION			
VDD	1	1	Positive supply to the lower-gate driver. De-couple this pin to V_{SS} (GND). Typical decoupling capacitor range is 0.22 μF to 4.7 μF (See $^{(1)}$).			
НВ	2	2	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is 0.022 μF to 0.1 μF . The capacitor value is dependant on the gate charge of the high-side MOSFET and should also be selected based on speed and ripple criteria			
НО	3	3	High-side output. Connect to the gate of the high-side power MOSFET.			
HS	4	4	High-side source connection. Connect to source of high-side power MOSFET. Connect the negative side of bootstrap capacitor to this pin.			
HI	5	7	High-side input. (2)			
LI	6	8	Low-side input. (2)			
VSS	7	9	Negative supply terminal for the device which is generally grounded.			
LO	8	10	Low-side output. Connect to the gate of the low-side power MOSFET.			
N/C	-	5/6	Not Connected.			
PowerPAD ^{TM (3)}	Pad	Pad	Utilized on the DDA, DRM and DPR packages only. Electrically referenced to $V_{\rm SS}$ (GND). Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance.			


- (1) For cold temperature applications we recommend the upper capacitance range. Attention should also be made to PCB layout see Layout Recommendations.
- (2) HI or LI input is assumed to connect to a low impedance source signal. The source output impedance is assumed less than 100Ω . If the source impedance is greater than 100Ω , add a bypassing capacitor, each, between HI and VSS and between LI and VSS. The added capacitor value depends on the noise levels presented on the pins, typically from 1 nF to 10 nF should be effective to eliminate the possible noise effect. When noise is present on two pins, HI or LI, the effect is to cause HO and LO malfunctions to have wrong logic outputs.
- (3) The PowerPAD™ is not directly connected to any leads of the package. However it is electrically and thermally connected to the substrate which is the ground of the device.





TYPICAL CHARACTERISTICS
















G008




TYPICAL CHARACTERISTICS (continued) LO AND HO HIGH LEVEL OUTPUT VOLTAGE LO AND HO LO






UNDERVOLTAGE LOCKOUT THRESHOLD




UNDERVOLTAGE LOCKOUT THRESHOLD HYSTERESIS

Figure 8.


Temperature (°C)




UCC27210 PROPAGATION DELAYS



UCC27211 PROPAGATION DELAYS












Figure 19. Figure 20.



APPLICATION INFORMATION

Functional Description

The UCC27210/11 represent Texas Instruments' latest generation of high voltage gate drivers which are designed to drive both the high-side and low-side of N-Channel MOSFETs in a half-/full-bridge or synchronous buck configuration. The floating high-side driver is capable of operating with supply voltages of up to 120 V. This allows for N-Channel MOSFET control in half-bridge, full-bridge, push pull, two-switch forward and active clamp forward converters.

The UCC27210/11 feature 4-A source/sink capability, industry best-in-class switching characteristics and a host of other features listed in the table below. These features combine to ensure efficient, robust and reliable operation in high-frequency switching power circuits.

Table 1. UCC27210/11 Highlights

FEATURE	BENEFIT
4-A source and sink current with 0.9-Ω output resistance	High peak current ideal for driving large power MOSFETs with minimal power loss (fast-drive capability at Miller plateau)
Input pins (HI and LI) can directly handle -10 VDC up to 20 VDC	Increased robustness and ability to handle under/overshoot. Can interface directly to gate-drive transformers without having to use rectification diodes
120-V internal boot diode	Provides voltage margin to meet telecom 100-V surge requirements
Switch node (HS pin) able to handle -18 V maximum for 100 ns	Allows the high-side channel to have extra protection from inherent negative voltages caused parasitic inductance and stray capacitance.
Robust ESD circuitry to handle voltage spikes	Excellent immunity to large dV/dT conditions
18-ns propagation delay with 7.2-ns / 5.5-ns rise/fall Times	Best-in-class switching characteristics and extremely low-pulse transmission distortion
2-ns (typ) delay matching between channels	Avoids transformer volt-second offset in bridge
Symmetrical UVLO circuit	Ensures high-side and low-side shut down at the same time
CMOS optimized threshold or TTL optimized thresholds with increased hysteresis	Complementary to analog or digital PWM controllers. Increased hysteresis offers added noise immunity

In UCC27210/11, the high side and low side each have independent inputs which allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the UCC27210 and UCC27211. The UCC27210 is the Pseudo-CMOS compatible input version and the UCC27211 is the TTL or logic compatible version. The high-side driver is referenced to the switch node (HS) which is typically the source pin of the high-side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to V_{SS} which is typically ground. The functions contained are the input stages, UVLO protection, level shift, boot diode, and output driver stages.



Input Stages

The input stages provide the interface to the PWM output signals. The input impedance of the UCC27210 is 100 k Ω nominal and input capacitance is approximately 2 pF. The 100 k Ω is a pull-down resistance to V_{SS} (ground). The UCC27210 Pseudo-CMOS input structure has been designed to provide large hysteresis and at the same time to allows interfacing to a multitude of analog or digital PWM controllers. In some CMOS designs, the input thresholds are determined as a percentage of VDD. By doing so, the high-level input threshold can become unreasonably high and unusable. The UCC27210 recognizes the fact that VDD levels are trending downward and it therefore provides a rising threshold with 5.0 V (typ) and falling threshold with 3.2 V (typ). The input hysteresis of the UCC27210 is 1.8 V (typ).

The input stages of the UCC27211 have impedance of 70 k Ω nominal and input capacitance is approximately 2 pF. Pull-down resistance to V_{SS} (ground) is 70 k Ω . The logic level compatible input provides a rising threshold of 2.3 V and a falling threshold of 1.6 V.

Under Voltage Lockout (UVLO)

The bias supplies for the high-side and low-side drivers have UVLO protection. V_{DD} as well as V_{HB} to V_{HS} differential voltages are monitored. The V_{DD} UVLO disables both drivers when V_{DD} is below the specified threshold. The rising V_{DD} threshold is 7.0 V with 0.5-V hysteresis. The VHB UVLO disables only the high-side driver when the V_{HB} to V_{HS} differential voltage is below the specified threshold. The V_{HB} UVLO rising threshold is 6.7 V with 1.1-V hysteresis.

Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.

Boot Diode

The boot diode necessary to generate the high-side bias is included in the UCC27210/11 family of drivers. The diode anode is connected to V_{DD} and cathode connected to V_{HB} . With the V_{HB} capacitor connected to HB and the HS pins, the V_{HB} capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from V_{DD} to V_{SS} and the high side is referenced from V_{HB} to V_{HS} .



Layout Recommendations

To improve the switching characteristics and efficiency of a design, the following layout rules should be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the V_{DD}-V_{SS} and V_{HB}-V_{HS} (bootstrap) capacitors as close as possible to the device (see example layout below).
- Pay close attention to the GND trace. Use the thermal pad of the DDA and DRM package as GND by
 connecting it to the VSS pin (GND). The GND trace from the driver goes directly to the source of the
 MOSFET but should not be in the high current path of the MOSFET(S) drain or source current.
- Use similar rules for the HS node as for GND for the high-side driver.
- For systems using multiple UCC27210 and UCC27211 devices we recommend that dedicated decoupling capacitors be located at V_{DD}-V_{SS} for each device.
- Care should be taken to avoid VDD traces being close to LO, HS, and HO signals.
- Use wide traces for LO and HO closely following the associated GND or HS traces. 60 to 100-mils width is
 preferable where possible.
- Use as least two or more vias if the driver outputs or SW node needs to be routed from one layer to another.
 For GND the number of vias needs to be a consideration of the thermal pad requirements as well as parasitic inductance.
- Avoid LI and HI (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high impedance leads.

Keep in mind that a poor layout can cause a significant drop in efficiency or system malfunction versus a good PCB layout and can even lead to decreased reliability of the whole system.

Example Component Placement




Figure 21. UCC27210/11 Component Placement

Additional References

These references and links to additional information may be found at www.ti.com

- Additional layout guidelines for PCB land patterns may be found in, QFN/SON PCB Attachment, Application Brief (Texas Instrument's Literature Number SLUA271)
- Additional thermal performance guidelines may be found in, *PowerPAD™ Thermally Enhanced Package Application Report*, Application Report (Texas Instrument's Literature Number SLMA002A)
- Additional thermal performance guidelines may be found in, *PowerPAD™ Made Easy*, Application Report (Texas Instrument's Literature Number SLMA004)



REVISION HISTORY

Changes from Revision A (November, 2011) to Revision B	Page
Changed ordering information notes to reflect corrected part number	2
Changes from Revision B (February) to Revision C	Page
Changed V _{DD} operating current max range of 4.3 to 4.4 in both places.	5
Changed Boot voltage operating current max range from 4.0 to 4.2.	5
Changed HB to V _{SS} quiescent current max range from 0.13 to 1.0	5
Changed HB to V _{SS} operating current max range from 0.9 to 1.1.	5
Added Input UCC27210/11 (DDA Only) values.	5
Added Under-Voltage Lockout (UVLO) DDA only values, two places	5
Changed LO Gate Driver's Low-level output voltage max range from 0.15 to 0.17	5
Changed LO Gate Driver's V _{LOH} max range from 0.27 to 0.29	5
Changed HO GATE Driver's Low-level output voltage max range from 0.15 to 0.17	5
Changed V _{LI} falling to V _{LO} falling min value from 17 to 15.	6
Changed V _{HI} falling to V _{HO} falling min value from 17 to 15	6
Changed V _{LI} rising to V _{LO} rising min value from 18 to 15	6
Changed V _{HI} rising to V _{HO} rising min value from 18 to 15	6
Changed Figure 17, Output Current vs. Output Voltage	12
Changes from Revision C (March, 2012) to Revision D Changed capacitor range from 1.0 μF to 4.7 μF	Page 9
Added Terminal Functions Note to HI and LI pin description.	
Changed bullet 2 in the Layout Recommendations.	•
	16
·	
Added Note: For systems using	16
·	16
Added Note: For systems using	16 16
Added Note: For systems using Added Note: Care should be taken	16 16 Page
Added Note: For systems using Added Note: Care should be taken Changes from Revision C (November, 2012) to Revision E	Page 3
Added Note: For systems using Added Note: Care should be taken Changes from Revision C (November, 2012) to Revision E Changed Repetitive pulse data from -18 V to -(24V-VDD).	Page 3
Added Note: For systems using Added Note: Care should be taken Changes from Revision C (November, 2012) to Revision E Changed Repetitive pulse data from -18 V to -(24V-VDD). Added additional details to Note 2.	Page 3 3 3 3
Added Note: For systems using Added Note: Care should be taken Changes from Revision C (November, 2012) to Revision E Changed Repetitive pulse data from -18 V to -(24V-VDD) Added additional details to Note 2. Changed Voltage on HS, V _{HS} (repetitive pulse <100 ns) data from -15 to -(24V-VDD)	Page 3 3 3 5
Added Note: For systems using Added Note: Care should be taken Changes from Revision C (November, 2012) to Revision E Changed Repetitive pulse data from -18 V to -(24V-VDD) Added additional details to Note 2 Changed Voltage on HS, V _{HS} (repetitive pulse <100 ns) data from -15 to -(24V-VDD) Deleted 2.4-mA operating current min range in both places.	Page 3 3 3 5 5
Added Note: For systems using Added Note: Care should be taken Changes from Revision C (November, 2012) to Revision E Changed Repetitive pulse data from -18 V to -(24V-VDD) Added additional details to Note 2 Changed Voltage on HS, V _{HS} (repetitive pulse <100 ns) data from -15 to -(24V-VDD) Deleted 2.4-mA operating current min range in both places. Changed operating current max range extended to 5.2 in both places.	Page 3 3 3 5 5 5
Added Note: For systems using Added Note: Care should be taken Changes from Revision C (November, 2012) to Revision E Changed Repetitive pulse data from -18 V to -(24V-VDD) Added additional details to Note 2. Changed Voltage on HS, V _{HS} (repetitive pulse <100 ns) data from -15 to -(24V-VDD) Deleted 2.4-mA operating current min range in both places. Changed operating current max range extended to 5.2 in both places. Deleted 1.5 min Boot voltage operating current range.	Page Page 3 3 5 5 5 5
Added Note: For systems using Added Note: Care should be taken Changes from Revision C (November, 2012) to Revision E Changed Repetitive pulse data from -18 V to -(24V-VDD) Added additional details to Note 2 Changed Voltage on HS, V _{HS} (repetitive pulse <100 ns) data from -15 to -(24V-VDD) Deleted 2.4-mA operating current min range in both places Changed operating current max range extended to 5.2 in both places. Deleted 1.5 min Boot voltage operating current range Changed Boot voltage operating current max range from 4.2 to 5.0.	Page 3 3 3 5 5 5 5 5
Added Note: For systems using Added Note: Care should be taken Changes from Revision C (November, 2012) to Revision E Changed Repetitive pulse data from -18 V to -(24V-VDD) Added additional details to Note 2 Changed Voltage on HS, V _{HS} (repetitive pulse <100 ns) data from -15 to -(24V-VDD) Deleted 2.4-mA operating current min range in both places Changed operating current max range extended to 5.2 in both places. Deleted 1.5 min Boot voltage operating current range. Changed Boot voltage operating current max range from 4.2 to 5.0. Changed HB to V _{SS} operating current max range from 1.1 to 1.2.	Page Page 3 3 5 5 5 5 5 5 5 5 5 5 5





20-Jan-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
UCC27210D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	27210	Sample
UCC27210DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27210	Sample
UCC27210DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27210	Sample
UCC27210DPRR	ACTIVE	WSON	DPR	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 140	UCC 27210	Sample
UCC27210DPRT	ACTIVE	WSON	DPR	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 140	UCC 27210	Sample
UCC27210DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	27210	Sample
UCC27210DRMR	ACTIVE	VSON	DRM	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	27210	Sample
UCC27210DRMT	ACTIVE	VSON	DRM	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	27210	Sample
UCC27211D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	27211	Sampl
UCC27211DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27211	Sampl
UCC27211DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27211	Sampl
UCC27211DPRR	ACTIVE	WSON	DPR	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 140	UCC 27211	Sampl
UCC27211DPRT	ACTIVE	WSON	DPR	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 140	UCC 27211	Samp
UCC27211DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	27211	Samp
UCC27211DRMR	ACTIVE	VSON	DRM	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	27211	Samp
UCC27211DRMT	ACTIVE	VSON	DRM	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	27211	Samp

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



PACKAGE OPTION ADDENDUM

20-Jan-2014

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Jan-2014

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27210DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UCC27210DPRR	WSON	DPR	10	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27210DPRT	WSON	DPR	10	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27210DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27210DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27210DRMT	VSON	DRM	8	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27211DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UCC27211DPRR	WSON	DPR	10	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27211DPRT	WSON	DPR	10	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27211DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27211DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27211DRMT	VSON	DRM	8	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 20-Jan-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27210DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
UCC27210DPRR	WSON	DPR	10	3000	367.0	367.0	35.0
UCC27210DPRT	WSON	DPR	10	250	210.0	185.0	35.0
UCC27210DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC27210DRMR	VSON	DRM	8	3000	367.0	367.0	35.0
UCC27210DRMT	VSON	DRM	8	250	210.0	185.0	35.0
UCC27211DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
UCC27211DPRR	WSON	DPR	10	3000	367.0	367.0	35.0
UCC27211DPRT	WSON	DPR	10	250	210.0	185.0	35.0
UCC27211DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC27211DRMR	VSON	DRM	8	3000	367.0	367.0	35.0
UCC27211DRMT	VSON	DRM	8	250	210.0	185.0	35.0

DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



DRM (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No—Lead) package configuration.

 The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

Bottom View

DRM (S-PDSO-N8)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



DPR (S-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- SON (Small Outline No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



DPR (S-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: All linear dimensions are in millimeters

DPR (S-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司