



CECS 346 Fall 2020 Project 1

Traffic Light Controller

By

Len Quach

10/30/2020

Design a traffic light controller for the intersection of two equally busy one-way streets. The goal is to maximize traffic flow, minimize waiting time at a red light, and avoid accidents.

Introduction

The project including four major objectives: the understanding and implementing of indexed data structures; learning how to create a segmented software system; the study of real time synchronization by designing a finite state machine controller; learn how to use edge-trigger interrupt. We will define data structure for FSM, create fixed-time delays using the SysTick timer, and debugging real-time systems.

We design a traffic controller for the intersection of two equally busy one-way streets which are labeled as South and West. There are three inputs to LaunchPad, two are car sensors, and one is a pedestrian sensor.

We will interface 6 LEDs that represent the two Red-Yellow-Green traffic lights, and we will use the PF3 green LED for the “walk” light and the PF1 red LED for the “don’t walk” light. The walk sequence should be showing three separate conditions: “walk”, “hurry up” (LED flashing every 0.25s) and “don’t walk”.

Operation

<https://youtu.be/iNQFdyHOI-w>


Theory

State table for the Moore FSM

State	000	001	010	011	100	101	110	111
GoS	goS	waitS	goS	waitS	waitS	waitS	waitS	waitS
WaitS	goW	goW	goP	goW	goP	goP	goW	goW
GoW	goW	goW	waitW	waitW	waitW	waitW	waitW	waitW
WaitW	goS	goP	goS	goS	goP	goP	goP	goP
GoP	goP	waitPOn1	waitPOn1	waitPOn1	goP	waitPOn1	waitPOn1	waitPOn1
WaitPOn1	waitPOff1	waitPOff1	waitPOff1	waitPOff1	waitPOff1	waitPOff1	waitPOff1	waitPOff1
WaitPOff1	waitPOn2	waitPOn2	waitPOn2	waitPOn2	waitPOn2	waitPOn2	waitPOn2	waitPOn2
WaitPOn2	waitPOff2	waitPOff2	waitPOff2	waitPOff2	waitPOff2	waitPOff2	waitPOff2	waitPOff2
WaitPOff2	goW	goW	goS	goS	goS	goW	goS	goS

Input: P,S,W

State diagram for the Moore FSM




When none of the three sensors is true, stay in current state or finish transition to green. If one sensor is true, turn on the green for traffic light of that direction or “walk” for pedestrian and stay on as long as that sensor is true and no other sensor is true. If there are more than one sensor are true: cycle through the requests servicing them in a round robin fashion.


The time duration for green/walk 2 seconds, yellow/hurry 1 seconds. Red/don’t walk 3 seconds.

We will implement a Moore machine and use SysTick timer to wait a prescribed amount of time.

The state graph defines exactly what the system does in a clear and unambiguous fashion.

Hardware design





Software design

```

1 // Documentation
2 // CEC344 Project 2 - Traffic Light Controller
3 // Description: Design a traffic light controller for the intersection of two equally busy one-way
4 // streets. The goal is to maximise traffic flow, minimise waiting time at a red light, and avoid
5 // accidents.
6 // Student Name: Len Quach
7
8 #include <stdio.h>
9
10 // Initialize SysTick with busy wait running at bus clock.
11 #define NVIC_ST_CTRL_R      (*((volatile unsigned long *)0xE000E000))
12 #define NVIC_ST_RELOAD_R    (*((volatile unsigned long *)0xE000E004))
13 #define NVIC_ST_CURRENT_R   (*((volatile unsigned long *)0xE000E008))
14
15 #define T_LIGHT
16 #define GPIO_PORTA_DIR_R     (*((volatile unsigned long *)0x40054000)) // Bits 5-8
17 #define GPIO_PORTA_AFSEL_R   (*((volatile unsigned long *)0x40054004))
18 #define GPIO_PORTA_DEN_R     (*((volatile unsigned long *)0x4005400C))
19 #define GPIO_PORTA_AMSEL_R   (*((volatile unsigned long *)0x40054010))
20 #define GPIO_PORTA_PCTL_R    (*((volatile unsigned long *)0x4005401C))
21
22 #define SENSDR
23 #define GPIO_PORTB_DIR_R     (*((volatile unsigned long *)0x40024000)) // Bits 2-9
24 #define GPIO_PORTB_AFSEL_R   (*((volatile unsigned long *)0x40024004))
25 #define GPIO_PORTB_DEN_R     (*((volatile unsigned long *)0x4002400C))
26 #define GPIO_PORTB_AMSEL_R   (*((volatile unsigned long *)0x40024010))
27 #define GPIO_PORTB_PCTL_R    (*((volatile unsigned long *)0x4002401C))
28
29 #define GPIO_PORTC_DIR_R     (*((volatile unsigned long *)0x40024040))
30 #define GPIO_PORTC_PCR_R     (*((volatile unsigned long *)0x40024050))
31 #define GPIO_PORTC_CS_R      (*((volatile unsigned long *)0x40024060))
32 #define GPIO_PORTC_IER_R     (*((volatile unsigned long *)0x40024080))

```

```

28
29 #define GPIO_PORTA_RIS_R      (*((volatile unsigned long *)0x40024014))
30 #define GPIO_PORTA_FUR_R      (*((volatile unsigned long *)0x40024018))
31 #define GPIO_PORTA_IS_R       (*((volatile unsigned long *)0x4002401C))
32 #define GPIO_PORTA_IEN_R      (*((volatile unsigned long *)0x40024020))
33 #define GPIO_PORTA_IVE_R      (*((volatile unsigned long *)0x40024024))
34 #define GPIO_PORTA_ICR_R      (*((volatile unsigned long *)0x40024028))
35 #define GPIO_PORTA_IM_R       (*((volatile unsigned long *)0x40024030))
36
37 // user button connected to PE2 (increment counter on falling edge)
38 #define NVIC_ENO_R             (*((volatile unsigned long *)0xE000E100)) // IRQ 0 to 31 Set Enable Register
39 #define NVIC_PRI1_R            (*((volatile unsigned long *)0xE000E014)) // IRQ 3 to 7 Priority Register
40
41 #define P_LIGHT                (*((volatile unsigned long *)0x40025028)) // bits 3,1
42 #define GPIO_PORTF_DIR_R      (*((volatile unsigned long *)0x40025400))
43 #define GPIO_PORTF_IS_R       (*((volatile unsigned long *)0x40025404))
44 #define GPIO_PORTF_IEN_R      (*((volatile unsigned long *)0x40025408))
45 #define GPIO_PORTF_IVE_R      (*((volatile unsigned long *)0x4002540C))
46 #define GPIO_PORTF_IM_R       (*((volatile unsigned long *)0x40025410))
47 #define GPIO_PORTF_RIS_R      (*((volatile unsigned long *)0x40025414))
48 #define GPIO_PORTF_ICR_R      (*((volatile unsigned long *)0x40025418))
49 #define GPIO_PORTF_AFSEL_R     (*((volatile unsigned long *)0x40025420))
50 #define GPIO_PORTF_PUR_R      (*((volatile unsigned long *)0x40025424))
51 #define GPIO_PORTF_PDR_R      (*((volatile unsigned long *)0x40025428))
52 #define GPIO_PORTF_DEN_R      (*((volatile unsigned long *)0x4002543C))
53 #define GPIO_PORTF_AMSEL_R     (*((volatile unsigned long *)0x40025438))
54 #define GPIO_PORTF_ACTL_R      (*((volatile unsigned long *)0x4002543C))
55
56 #define GPIO_PORTF_LOCK_R      (*((volatile unsigned long *)0x40025520))
57 #define GPIO_PORTF_CR_R        (*((volatile unsigned long *)0x40025524))
58
59 #define SYSCCTL_RCGC2_R        (*((volatile unsigned long *)0x400FE100))

```

```

56 #define GPIO_PORTF_LOCK_R      (*((volatile unsigned long *)0x40025520))
57 #define GPIO_PORTF_CR_R        (*((volatile unsigned long *)0x40025524))
58
59 #define SYSCCTL_RCGC2_R        (*((volatile unsigned long *)0x400FE100))
60 #define SYSCCTL_RCGC2_GPIOD   0x00000010 // port E Clock Gating Control
61 #define SYSCCTL_RCGC2_GPIOB   0x00000001 // port B Clock Gating Control
62 #define SYSCCTL_RCGC2_GPIOF   0x00000020 // port F Clock Gating Control
63
64 // Function Prototypes - Each subroutine defined
65 void PortB_Init(void);
66 void PortE_Init(void);
67 void PortF_Init(void);
68
69 void SysTick_Init(void);
70 void SysTick_Wait(unsigned long delay);
71 void SysTick_Wait10ms(unsigned long delay);
72
73 extern void EnableInterrupts(void); // Enable interrupts
74 extern void WaitForInterrupt(void); // low power mode
75
76 unsigned press = 0;
77
78 // FSM state data structure
79 struct State {
80     uint32_t T_Out;
81     uint32_t F_Out;
82     double Time;
83     uint32_t Next[8];
84 };
85
86 typedef const struct State STyp;
87

```



```

87
88 // Constants definitions
89 #define goS 0
90 #define waitS 1
91 #define goW 2
92 #define waitW 3
93 #define goF 4
94 #define waitFOn1 5
95 #define waitFOff1 6
96 #define waitFOn2 7
97 #define waitFOff2 8
98
99 #if __cplusplus
100 #pragma GCC diagnostic ignored "-Warray-bounds"
101 #endif
102
103 // global variable visible in Watch window of debugger
104 // increments at least once per button press
105 volatile unsigned long FallingEdges = 0;
106
107 void EdgeCounter_Init(void) {
108     SYSCFG_RCGC2_R |= 0x00000010; // (a) activate clock for port E
109     FallingEdges = 0; // (b) initialize counter
110     GPIO_PORTA_DIR_R &= ~0x07; // (c) make E2, I, O output
111     GPIO_PORTA_AFSEL_R &= ~0x07; // (d) disable alt funct on FE2-0
112     GPIO_PORTA_DEN_R |= 0x07; // enable digital I/O on FE2-0
113 }

```

```

109
110 // global variable visible in Watch window of debugger
111 // increments at least once per button press
112 volatile unsigned long FallingEdges = 0;
113
114 void EdgeCounter_Init(void) {
115     SYSCFG_RCGC2_R |= 0x00000010; // (a) activate clock for port E
116     FallingEdges = 0; // (b) initialize counter
117     GPIO_PORTA_DIR_R &= ~0x07; // (c) make E2, I, O output
118     GPIO_PORTA_AFSEL_R &= ~0x07; // (d) disable alt funct on FE2-0
119     GPIO_PORTA_DEN_R |= 0x07; // enable digital I/O on FE2-0
120     GPIO_PORTA_PCTL_R &= ~0x00000FFF; // configure FE2-0 as GPIO
121     GPIO_PORTA_AMSEL_R &= ~0x07; // disable analog functionality on FE2-0
122     GPIO_PORTA_PUR_R |= 0x04; // enable weak pull-up on FE2
123     GPIO_PORTA_IS_R &= ~0x04; // (d) FE2 is edge-sensitive
124     GPIO_PORTA_IBE_R &= ~0x04; // FE2 is not both edges
125     GPIO_PORTA_IEN_R &= ~0x04; // FE2 falling edge event
126     GPIO_PORTA_ICR_R |= 0x04; // (e) clear flag3
127     GPIO_PORTA_IM_R |= 0x04; // (f) arm interrupt on FE2
128     NVIC_PRI1_R = (NVIC_PRI1_R & 0xFFFFFFF) | 0x00000000; // (g) priority 5
129     NVIC_EN0_R |= 0x00000010; // (h) enable interrupt 4 in NVIC (portE: bit 4 -> 0001_0000 -> 0x10)
130 }
131
132 void GPIOPortE_Handler(void) {
133     GPIO_PORTA_ICR_R |= 0x04; // acknowledge flag3: 00010000
134     FallingEdges = FallingEdges + 1;
135     press = 1;
136 }
137
138 int main(void) {
139     uint32_t S; // index to the current state
140     uint32_t Input;

```



```

135 }
136
137 int main(void) {
138     uint32_t S; // index to the current state
139     uint32_t Input;
140
141     PortB_Init();
142     PortE_Init();
143     PortF_Init();
144
145     volatile unsigned long delay;
146     SysTick_Init(); // Program 10.2
147     EnableInterrupts();
148     EdgeCounter_Init(); // initialize GPIO Port F interrupt
149
150     S = goS; // FSM start with green on North,
151              // also provide time for activating port E&B clock
152
153     while(1) {
154         T_LIGHT = FSM[S].T_Out; // set traffic lights
155         P_LIGHT = FSM[S].P_Out; // set walk lights for pedestrians
156         SysTick_Wait10ms(FSM[S].Time*100); // 1sec = 10ms*100
157         Input = SENSOR; // read sensors
158         Input = SENSOR | (press<<2); // PSM : PE2,1,0
159         S = FSM[S].Next[Input];
160         if(S == goP) {
161             press = 0;
162         }
163     }
164 }
165
166 void PortB_Init(void) {

```

```

167
168 void PortB_Init(void) {
169     SYSCFG_RCGC2_R |= 0x00000002; //Activate Port B clocks
170     while ((SYSCFG_RCGC2_R & 0x00000002) != 0x00000002){}
171     GPIO_PORTB_AHSEL_R &= ~0x3F; // Disable analog function on PB5-0
172     GPIO_PORTB_PCTL_R &= ~0x0FFFFFFF; // Enable regular GPIO
173     GPIO_PORTB_DIR_R |= 0x3F; // Outputs on PB5-0
174     GPIO_PORTB_AFSEL_R &= ~0x3F; // Regular function on PB5-0
175     GPIO_PORTB_DEN_R |= 0x3F; // Enable digital signals on PB5-0
176 }
177
178 void PortE_Init(void) {
179     SYSCFG_RCGC2_R |= 0x00000010; //Activate Port E clocks
180     while ((SYSCFG_RCGC2_R & 0x00000010) != 0x00000010){}
181     GPIO_PORTE_AHSEL_R &= ~0x07; // Disable analog function on PE2-0
182     GPIO_PORTE_PCTL_R &= ~0x00000FFF; // Enable regular GPIO
183     GPIO_PORTE_DIR_R &= ~0x07; // Inputs on PE2-0
184     GPIO_PORTE_AFSEL_R &= ~0x07; // Regular function on PE2-0
185     GPIO_PORTE_DEN_R |= 0x07; // Enable digital on PE2-0
186 }
187
188 void PortF_Init(void) {
189     SYSCFG_RCGC2_R |= 0x00000020;
190     while ((SYSCFG_RCGC2_R & 0x00000020) != 0x00000020){}
191     GPIO_PORTF_LOCK_R = 0x4C4F434E;
192     GPIO_PORTF_CR_R |= 0x0A;
193     GPIO_PORTF_AHSEL_R &= ~0x0A; // Disable analog function on PF3,1
194     GPIO_PORTF_PCTL_R &= ~0x00000F0; // Enable regular GPIO
195     GPIO_PORTF_DIR_R |= 0x0A; // Outputs on PF3,1
196     GPIO_PORTF_AFSEL_R &= ~0x0A; // Regular function on PF3,1
197     GPIO_PORTF_DEN_R |= 0x0A; // Enable digital signals on PF3,1
198 }

```

```

190 GPIO_PORTF_CR_R |= 0x0A;
191 GPIO_PORTF_AMSEL_R &= ~0x0A; // Disable analog function on PF3,1
192 GPIO_PORTF_PCTL_R &= ~0x0000F0F0; // Enable regular GPIO
193 GPIO_PORTF_DIR_R |= 0x0A; // Outputs on PF3,1
194 GPIO_PORTF_AFSEL_R &= ~0x0A; // Regular function on PF3,1
195 GPIO_PORTF_DEN_R |= 0x0A; // Enable digital signals on PF3,1
196 }
197
198 // Initialise SysTick with busy wait running at bus clock
199 void SysTick_Init(void){
200     NVIC_ST_CTRL_R = 0; // disable SysTick during setup
201     NVIC_ST_CTRL_R = 0x00000005; // enable SysTick with core clock
202 }
203
204 // The delay parameter is in units of the 80 MHz core clock. (12.5 ns)
205 void SysTick_Wait(unsigned long delay){
206     NVIC_ST_RELOAD_R = delay-1; // number of counts to wait
207     NVIC_ST_CURRENT_R = 0; // any value written to CURRENT clears
208     while((NVIC_ST_CTRL_R&0x00010000)==0){ // wait for count flag
209     }
210 }
211
212 // 10000us equals 10ms
213 void SysTick_Wait10ms(unsigned long delay){
214     unsigned long i;
215     for(i=0; i<delay; i++){
216         SysTick_Wait(10000); // wait 10ms
217     }
218 }
219
220
221

```

Conclusion

My success in this project is better understand and implement of indexed data structures, learn how to create a segmented software system including linked data structures, creating fixed time delay using SysTick time , and debugging real time systems by designing a state machine.

I think the hardest part of this project is designing the correct finite state machine. I had a lot of errors on the fsm with the older lab description version. However, with the newer version, it is so much clearer to follow the rules and as to give the fair chances for each participant. The next part that I also had many troubles on was the interrupt to implement the pedestrian button.