

## **Chapter 5**

## Instruction Set

econ corrain

1



#### **Chapter 5**

## **Instruction Set**

## **Data Transfer Instructions**

#### **Learning Objectives (5.1)**

- 1. Describe how data in register and memory can be efficiently transferred.
- 2. Describe how byte-sized data can be access in memory.

©2020 SCSE/NTI

#### CZ1106 CE1106

#### **Instruction Set – Basic Categories**

Non system-level instructions in a processor can be typically classified into three basic groups:

#### **Data Transfer**

#### **ARM** examples:

MOV R1,R0 STR R0,[R2,#4] LDR R1,[R2]

#### **Data Processing**

#### **ARM** examples:

ADD R0,R1,R2 SUB R1,R2,#3 EOR R3,R3,R2

#### **Program Control**

#### ARM examples:

B Back
BNE Loop
BL Routine

- Data transfer instructions that move data between registers and/or memory.
- Data processing instructions that modify the data in register through arithmetic or logical operations.
- Program control instructions that alter the normal sequential execution flow of a program.

©2020. SCSE/NTU

3

#### CZ1106 CE1106

#### Register Data Transfer

- Moves source operand to the destination register.
- With MOV, the source operand can use either register direct or immediate addressing.

**MOV** R1,R0; make copy of R0 in R1

MOVS R0, #0; move 0 into R0 and set Z flag


• With move complement (NOT) MVN, the source operand is bit-wise inverted before moving into the destination register.

MVN R1, R0; R1 = NOT (R0)

MVN R0, #0; move 32-bit value of -1 into R0

R0 = 0xFFFFFFFF after execution

©2020. SCSE/NTU



CZ1106 CE1106

## **Memory Data Transfer**

- Data in memory can be transferred to or from a register.
  - With LDR, the memory data at the effective address is moved to the destination register using various indirect register addressing modes.

```
LDR R1, [R0]; copy 32-bit value pointed by R0 into R1
```


LDRB R2, [R0]; copy 8-bit value pointed by R0 into R2 (byte zero-extends to 32 bits)

• With **STR**, the content in **source register** is copied to the effective address in memory using various indirect addressing modes.


```
STR R1, [R0]; copy R1 (4 bytes) starting at address pointed by R0
```

STRB R2, [R0, #1]!; copy byte in R2 to only one address at [R0+1]; then R0=R0+1

©2020 SCSE/NTI



CZ1106 CE1106 **Program Example (optimised version)** Copying a Block of Memory The code can be further optimised for speed and size by using the autoindexing feature. The register indirect with **post-index** autoindexing will **automatically** add the 4 offset to the array pointers after memory access. R0,#0x100 ; setup source pointer MOV VOM R1, #0x200; setup destination pointer R2, [R0], #4; memory to register transfer 100p LDR 20 cycles ; with post index autoindexing (4x5)R2, [R1], #4; register to memory transfer STR ; with post index autoindexing loop back 5 times Block copy 5 words starting at address 0x100 to 0x200



## CE1106 Summary

- The efficient data transfer instruction MOV and MVN are probably the most commonly used instructions.
- Can be used with the register direct and immediate addressing modes.
- Memory data transfer requires the use of LDR and STR instructions.
  - Numerous variants of register indirect addressing modes can be used.
- Memory data transfer instructions require two clock cycles to execute.
- Byte-sized memory access can be done using LDRB and STRB.
  - Byte moved into register is zero-extended.
- Byte access of memory does not have data alignment restrictions.

©2020. SCSE/NTI



#### **Chapter 5**

## **Instruction Set**

#### **Arithmetic Instructions**

#### **Learning Objectives (5.2)**

- 1. Describe the operation and uses of the basic arithmetic instructions in the ARM instruction set.
- 2. Describe how arithmetic operations influence the status of Condition Code flags.

11

## **Instruction Set – Basic Categories**

Non system-level instructions in a processor can be typically classified into three basic groups:

#### **Data Transfer**

#### **ARM** examples:

MOV R1,R0 STR R0, [R2,#4] LDR R1, [R2]

#### **Data Processing**

#### **ARM** examples:

ADD R0,R1,R2 SUB R1, R2, #3

EOR R3,R3,R2

#### **Program Control**


#### **ARM** examples:


В Back


BNE Loop

Routine BL


- Data transfer instructions that move data between registers and/or memory.
- Data processing instructions that modify the data in register through arithmetic, logical or shift operations.
- Program control instructions that alter the normal sequential execution flow









Processor does not know whether it is signed or unsigned, up to user to decide and just gives all possible flags





useful as only the rightmost operand can be an immediate value



Condition Code Flags and SUB SUB can affect all the N, Z, V, C flags. In the ARM's SUB instruction, the c flag clears (c=0) if the subtraction produce a **borrow** and **c** sets (**c** = 1)otherwise. A borrow occurs in subtraction when the unsigned value of the Minuend is less than the unsigned value of the Subtrahend. Minuend Minuend Subtrahend **Borrow** C = 0unsigned (A) < unsigned (B) **Subtrahend** В Minuend Subtrahend A-B) C=1unsigned (A) ≥ unsigned (B) The v flag is set (v=1) when the result is  $-2^{31} < (A - B) \ge +2^{31}$ V=1out of the signed 32-bit range. An unsigned underflow is indicated by (c=0). Learn More: Google "ARM subtraction carry flag"







## CZ1106 Carry-based Arithmetic Instructions

- ARM provides arithmetic instructions that takes the carry bit into consideration.
  - These instructions are mainly used to support multi-precision arithmetic that involves data size larger than the 32-bit registers in the ARM CPU.

ADC R2,R0,R1; R2=R0+R1+C

ADD with carry

SBC R2, R0, R1; R2=R0-R1+NOT(C)

SUB with carry

RSC R2,R0,R1; R2=R1-R0+NOT(C)

RSB with carry

• Like the other arithmetic instructions, the "s" suffix can be added to the mnemonic to influence the condition code flags (N,Z,V,C),.

©2020. SCSE/NT

# CE1106 Summary

- The ADD and SUB instructions are 3-operand instructions.
- Supports register direct and immediate addressing (rightmost operand only).
- Influence all condition code flags (N,Z,V,C) when "S" suffix is used.
- SUB is non-commutative. RSB allows the minuend to be an immediate value.
- Arithmetic instructions that incorporate the carry flag (c) can be employed for multi-precision arithmetic.

©2020 SCSE/NTI

23





#### **Chapter 5**

## **Instruction Set**

## **Logical, Shift and Rotate Instructions**

#### **Learning Objectives (5.3)**

- 1. Describe the operation and uses of the various logical instructions.
- 2. Describe the operation and uses of the various shift and rotate instructions.
- 3. Describe how multiplication and division can be done using bit shift.

©2020. SCSE/NTU

25

## Instruction Set – Basic Categories

 Non system-level instructions in a processor can be typically classified into three basic groups:

#### **Data Transfer**

#### **ARM examples:**

MOV R1,R0 STR R0,[R2,#4] LDR R1,[R2]

#### **Data Processing**

#### **ARM examples:**

ADD R0,R1,R2 SUB R1,R2,#3 EOR R3,R3,R2


#### **Program Control**


#### **ARM examples:**


B Back
BNE Loop
BL Routine

- Data transfer instructions that move data between registers and/or memory.
- Data processing instructions that modify the data in register through arithmetic, logical or shift operations.
- Program control instructions that alter the normal sequential execution flow of a program.


©2020 SCSE/NTI







CZ1106 CE1106 **Program Example** Alternate LED Flashing Turn Green and Red LEDs on and off alternately. Green and Red LED states are mapped to bits 3 and 2 of R0 respectively. All other bits must not be affected during pattern change. AND is used to turn on the active-low LEDs and ORR is used to turn them off. Two patterns per cycle is needed to alternate the ON and OFF between LEDs. Vcc ; turn on Red (bit 2 = 0) Loop AND R0,R0,#0xFFFFFFB ; turn off Green (bit 3 = 1) ORR R0, R0, #0x00000008 output pattern in R0 and time delay **LED** R0,R0,#0xFFFFFFF<mark>7</mark> ; turn on Green (bit 3 = 0) AND (green) ORR R0, R0,  $\#0 \times 000000004$ ; turn off Red (bit 2 = 1) LED output pattern in R0 and time delay (red) loop back R0 ..... Bit .... 4 Alternating patterns for bits 3 and 2 in R0



Shift and Rotate Instructions

ARM has several shift and rotate operations:

Logical Shift Left (LsL) and Logical Shift Right (LSR).

LSL

Arithmetic Shift Right (ASR)

Rotate Right (ROR) and Rotate Right Extended (RRX).

Ror

ROR

RRX

#### CZ1106 CE1106

## **Doing Arithmetic with Shift**

Shift performs multiply (shift left) or divide (shift right) by a factor of  $2^N$ , where N is the no. of bits shifted.

```
e.g. 00000100<sub>2</sub> (4) shift left 2 bits (×4) 00010000<sub>2</sub> (16)
shift right 1 bit (√2) 00000010<sub>2</sub> (2)
```

- In signed or unsigned multiply, binary "0" is shifted into the LSB of the register from the right using Logical Shift Left (LSL).
- In unsigned divide, binary "0" is shifted into the MSB of the register from the left using Logical Shift Right (LSR).
- In signed divide, the sign bit is shifted into the MSB from the left using Arithmetic Shift Right (ASR).



The "s" suffix is used on the data processing operator to influence the c flag.

©2020. SCSE/NTU

33

#### CZ1106 CE1106

## **Rotate Operations**


- Rotate is also called cyclical shift, as no bits in the register is lost during the shifting operation.
- In basic rotate right (ROR), the bit shifted out of register is returned in at the leftmost end and is also placed into the C-flag.





 In rotate right extended (RRX), the C-flag is shifted into the register at the leftmost end, while the bit shifted out replaces the current C-flag.




©2020, SCSE/NTI









# CE1106 Summary

- Logical instructions such as AND, ORR, EOR can be used to clear, set and complement specific bits in a register, respectively.
- Arithmetic shift instruction can be used as a fast way of implementing **multiplication** and **division** by values of 2<sup>N</sup>.
- In the ARM, shift and rotate operations are used in conjunction with data transfer and data processing operations.

©2020 SCSE/NTI

39





#### **Chapter 5**

## Instruction Set

## **Program Control Instructions**

#### **Learning Objectives (5.4)**

- 1. Describe the various conditional branch instructions and its uses.
- Describe how conditional test can be implemented.

41

## **Instruction Set – Basic Categories**

Non system-level instructions in a processor can be typically classified into three basic groups:

#### **Data Transfer**

**ARM examples:** 

MOV R1,R0 STR R0, [R2,#4] LDR R1, [R2]

#### **Data Processing**

**ARM examples:** ADD R0,R1,R2 SUB R1, R2, #3 EOR R3,R3,R2

#### **Program Control**

**ARM** examples: Back BNE Loop

Covered in

**Programming** 

Modular

ory..

Routine

- Data transfer instructions that move data between regi
- Data processing instructions that modify the data arithmetic, logical or shift operations.
- **Program control** instructions that alter the normal sequential execution flow of a program.

#### CZ1106 CE1106

## Program Control Instructions

- These instructions facilitate the disruption of a program's normal sequential flow.
  - The disruption of sequential flow is implemented by modifying the contents of the Program Counter (PC).
  - The content of the PC can be modified directly or by using a Branch instruction.
  - A jump can be executed based on a given condition (e.g. if result of previous execution is negative) and this is called a conditional branch.
  - Conditional branch is useful for implementing:
    - conditional constructs (e.g. if or if-else)
    - loop constructs (e.g. for or while loops)

©2020 SCSE/NTI

43

#### CZ1106 CE1106


### **Conditional Branch (Bcc)**

- ARM provides conditional branch using Bcc.
  - If the condition specified in the condition field (cc) is true, a displacement is added to the PC, otherwise next instruction is executed.
  - Bcc uses PC-relative addressing mode with a displacement range of ±32MB.
  - The PC value used to compute required displacement is 8 bytes ahead of the current Bcc being executed.
  - Bcc is used with address labels that allows the assembler to compute the required displacement values.


```
BEQ Skip ; branch to Skip if Z=1 (EQual to zero)


: Z=0 cc = false


Skip MOV R1,R0 ; instruction at Skip
```




CZ1106 CE1106 **Different Bcc Conditions** There are 15 possible conditional tests for Bcc. **Suffix Flags** Meaning Z = 1Equal Z = 0 Not equal R0 0x00000001 (+1) C = 1 Higher or same, unsigned CS or HS **Unsigned** CC or LO C=0 Lower, unsigned comparison N = 1Negative ΜI N = 0Positive or zero SUBS R2,R0,R1 V = 1 Overflow V = 0 No overflow BGT Else C = 1 and Z = 0Higher, unsigned **Unsigned** R0 > R1 C = 0 or Z = 1Lower or same, unsigned comparison R0 > R1 (signed compare) Greater than or equal, **signed** Less than, signed **Signed** Else MOV R1,R0 Z = 0 and N = VGreater than, signed comparison Z = 1 and N != V Less than or equal, signed Can have any value Always. This is the default when no suffix is specified.







```
CZ1106
CE1106
         Conditional Test using CMP
     • Use (CMP) instead of (SUBS) to compare values of
        two operands without affecting the operands.
       Comparing a register value (signed) to an immediate value.
                                         ; test (R1 – 4), where R1 is a signed no.
                  CMP
                        R1,#4
                        R1≥4
                                         ; branch to R1\geq4 if result is positive (i.e. R1\geq4)
                  BGE
           R1≥4
        Finding C string terminator (0) in memory pointed to by R0.
                                           ; read mem byte using post-index autoindex
           Loop
                   LDRB R1, [R0],#1
                   CMP
                          R1,#0
                                           ; test (R1 – 0)
                   BEQ
                          Found
                                           ; branch to Found if value is 0
                                           ; keep branching back to start of Loop
                   В
                          Loop
           Found
```



# Other Conditional Test Instructions ARM provides several other operators that can be used to influence the conditional test flags. These conditional test instructions do not modify the destination operand. They do not need the "s" suffix to influence the condition code flags (N,Z,V,C). CMN R0,R1; set (N,Z,C,V) based on R0 + R1 Compare Negative TST R0,R1; set (N,Z,C) based on R0 AND R1 Test Bits TEQ R0,R1; set (N,Z,C) based on R0 EOR R1 Test Equivalence The c flag for TST and TEQ can be influence by applying the shift and rotate operations on the source operand (rightmost).

# CE1106 Summary

- Conditional branch (Bcc) allows us to implement conditional and loop constructs.
- Appropriate (Bcc) conditions must be selected for the conditional test used.
- The (cc) choice needs to take into account of data type being used (i.e. signed or unsigned numbers).
- Appropriate operations (e.g. CMP or SUBS) are used to set the N, Z, V, C flags before conditional test can be done.

©2020 SCSE/NTI

53





#### **Chapter 5**

## **Program Example**

## **Finding the Largest Number**

#### **Learning Objectives (5.5)**

- Use appropriate data transfer instructions to retrieve memory arrays efficiently.
- 2. Use appropriate program control instructions to determine flow of program based on desired outcomes.
- 3. Implement a simple find max algorithm in ARM assembly.

©2020 SCSE/NTU


55


## CZ1106 Program Example


- Find Largest Number (FindMax)
- Write an assembly language program to :
  - Find the largest value in an integer array and store the result in register R3.
  - The array consists of 10 unsigned numbers stored starting at address 0x100.
  - Things to note:
  - Use correct conditional test for comparing unsigned number.
  - Use appropriate register indirect to access each array element efficiently.
  - Set up appropriate count loop to access all 10 numbers

Largest Value

©2020. SCSE/NT







## CE1106 Summary

- Register indirect addressing modes (with and without autoindexing) can be used to access array elements in memory.
- Conditional branch (Bcc) allows us to implement conditional and loop constructs.
- Appropriate conditions (e.g. Ls and NE) must be selected to implement the required test.
- Appropriate operations (e.g. CMP or SUBS) are used to set the (N, Z, V, C) flags before conditional test can be done.
- Conditional execution (e.g. MOVHI or ADDEQ) can be used to avoid doing conditional branching.

©2020, SCSE/NTI