

Addressing Modes

©2020 SCSE/NTU

1



Addressing Modes

Introduction to Assembly Programming and Addressing Modes

Learning Objectives (4.1)

- 1. Identify why and when to use assembly language programming.
- 2. Describe what are addressing modes.

©2020. SCSE/NTU

CZ1106 CE1106 What is an Assembly Program?

- Unlike high-level programming languages, assembly level statements:
 - Are known as mnemonics. Each has a one-to-one correspondence with a binary pattern (machine code) that is directly understood by CPU.
 - Are hardware-dependent and address the architecture of processor directly. (e.g. they are CPU register-aware and reference them by name).
 - Are converted to machine code by an assembler.

```
if (a > c)
  b = a;
else
  b = c;
```

CMP R0, R2 BLE Else MOV R1,R0 ;b=aSkip Else MOV R1,R2;b=c Skip

C program example

ARM assembly program equivalent

3

Why Use **Assembly Language?**

- More efficient codes can be created:
 - Codes with faster execution speed. e.g. Algorithms for real-time signal processing in handheld devices can be computationally demanding.
 - More compact program size. e.g. Low cost embedded devices may have small memory capacity but require many functionalities.
 - Exploit optimized features of processor's ISA. e.g. High-level language compiled codes may not exploit optimized instructions, addressing modes and features available in the processor instruction set architecture to produce efficient run-time code.
 - Many cybersecurity jobs needs good knowledge in assembly programming.

CZ1106 CE1106

When to Use Assembly Language?

- Critical parts of the operating system's software.
 Especially parts of system kernel that are constantly being executed (e.g. scheduler, interrupt handlers).
- Input/Output intensive codes.
 Device drivers and "loopy" segments of code that processes streaming data (e.g. video decoders, etc).
- Time-critical codes.
 Code that detect incoming sensor signals and respond rapidly, e.g.
 Anti-lock brake system (ABS) in cars.

Learn More: Google "Is Linux kernel written in assembly"

@2020. SCSE/NTL

5

CZ1106 CE1106

Addressing Modes

- Addressing mode (AM) is concerned with how data is accessed, not the way data is processed.
- The correct AM allows the CPU to identify the actual operand or the address location where operand is stored.
- The ARM processor instruction set architecture supports many different addressing modes.
 - Register direct
 - Immediate data
 - Register indirect
 - Register indirect with offset
 - Register indirect with index register
 - Pre and post auto-indexing

Learn More: Google "addressing modes"

©2020. SCSE/

CZ1106 A	Addressing Mode Examples			
Add	dressing Mode	ARM		Intel
Abs	solute (Direct)	None	7OM	/ AX,[1000h]
Reg	gister Direct	MOV R1,R0	7OM	/ AX,DX
lmn	nediate	MOV R1,#3	7OM	/ AX,0003h
Reg	gister Indirect	LDR R1,[R0]	7OM	/ AX,[BX]
	gister Indirect n Offset	LDR R1,[R0,#4]	7OM	/ AX,[BX+4]
	gister Indirect n Index	LDR R1,[R0,R2]	7OM	/ AH,[BX+DI]
Imp	olied	BNE LOOP	JMI	2 -8
©2020. Se	CSENTU			

CE1106 Summary

- Codes written well in assembly language can usually execute faster and are smaller in size.
- Code for low-level OS kernels, I/O intensive and time-critical operations can benefit significantly from assembly-level coding.
- Understanding the characteristics and application of different addressing modes available in a processor's ISA allows programmers to write efficient codes.

©2020. SCSE/NT



Addressing Modes

Register Direct and Immediate Addressing

Learning Objectives (4.2)


- 1. Describe what is register direct.
- 2. Describe what is immediate data and its application.

©2020 SCSE/NTU

9

Register Direct

- Operand is the content of the specified register.
 - Register direct can be used for both destination and source operand.
- In the MOV instruction, the right operand is the source and left operand is the destination.



- A fast addressing mode since no further memory access is involved during execution.
- Should be used to optimise execution speed.

©2020 SCSE/NTU

R0 0x12345678


R1 0x00000000


Before execution


R0 0x12345678

R1 0x12345678


After execution







LDR requires a bracket on the second register



14


count the number of bits btw the first '1' and the last '1' and see if can divide by 2

CE1106 Summary

- Register direct is efficient as its execution involves no access to memory.
- Immediate addressing encode the operand within the instruction.
- Like register direct, immediate addressing in the ARM is **efficient** as memory access is not incurred during execution, only when fetching the instruction.
- Because data is encoded within fixed-length instruction, only a subset of immediate values are available.
- Immediate addressing is used when the operand value is known during the time of coding (e.g. loading known constants into registers).

©2020 SCSE/NTI

15





Addressing Modes

Register Indirect with Base Register

Learning Objectives (4.3)

- 1. Describe what is register indirect and the ARM instructions that support this addressing mode.
- 2. Describe the variants and application of register indirect that uses base plus offset and index register.
- 3. Compare the relative pros and cons of register direct and register indirect addressing modes.

©2020 SCSE/NTU

17


CZ1106 CE1106


Limitation of Register Direct and Immediate Addressing

- Register direct and immediate addressing do not allow CPU to access operands stored in memory.
 - C variables are usually allocated memory for storage (especially large arrays).
- How do you specific a 32-bit address in memory using a 32-bit long instruction?
- The ARM specifies the 32-bit address of the operand in a 32-bit register.
- The register with the memory address points to the memory location where the operand is stored.
- Memory operand is fetched during instruction execution using register indirect addressing.
- The ARM uses the LDR and STR mnemonics to access memory operands.


18

store








(c) A/P Goh Wooi Boon - 2020



CZ1106 CE1106 Register Indirect with Offset Adds a specific offset value to the indirect register to compute the effective address (EA) in memory. Base Plus Offset addressing does not change indirect register's content. BA Offset value allows required element in an array to be Address Memory **BA** 0x100 0×00 retrieved with respect to its 0x0000100 0×00 0x101 base address (BA) in R0. i[0] 0x102 0×00 R1 0×12345678 0x030x103 Before execution 0x104 0xDD 0x105 LDR R1 [R0 0xCC > i[1] 0x106 0xBB 0x00000100 R₀ 0x107 0xAA 0x108 0×AABBCCDD **Destination** Source **Integer Array** (Register) (Memory) After execution







CE1106 Summary

- Register indirect (with the LDR and STR operators)
 allows memory operands to be accessed.
- There are two variants of register indirect using base register.
- Register indirect with offset (base plus offset)
- Register indirect with index (base plus index register)
- Contents in base register do not change after execution.
- Given the base address of an array, register indirect with base addressing is useful for accessing the contents of the array.
- Use base plus offset if position of array element is known during coding time
- Use base plus index if array element position is computed during run time.

©2020 SCSE/NTI



Addressing Modes

Register Indirect with Autoindexing and Stacks

Learning Objectives (4.4)

- 1. Describe what is autoindexing feature of ARM's register indirect addressing mode.
- 2. Describe the differences between pre-index and post-index addressing modes.
- 3. Describe the various stack implementations and operations using the ARM addressing modes.

©2020 SCSE/NTU


27


CZ1106 CE1106


Register Indirect with Autoindexing


- Recap Register indirect with base register:
- The base address in the indirect register can be added with an offset or the contents of index register to compute effective address of operand in memory.
- Base address is never modified after execution as it is assumed to be the sole reference to the start of the array.
- What if we allow the indirect register to be modified before or after computing the effective address?
 - Keep a copy of the array's base address elsewhere.
 - Autoindexing allows the indirect register's content to be modified during execution.
 - Autoindexing provides an efficient way to access consecutive array elements.


©2020. SCSE/NTU












CE1106 The System Stack


- A stack is a first-in, last-out linear data structure that is maintained in the memory's data area.
 - The system stack in the ARM is maintained by a dedicated stack pointer (SP) or R13.
- The FD stack grows towards lower memory addresses.

(e.g. by default, SP starts at 0xFF000000 in VisUAL ARM simulator).

- In the FD stack, the SP points to the top item (full) on the stack (but SP can also point to the next empty space on the stack).
- The 3 basic stack operations are push, pop and access items on the stack.

Learn More: Google "ARM stack implementation"






CZ1106 CE1106 **Empty Ascending Implementation (EA)** EA is an alternative stack implementation. **Empty** means **SP** points to an available **unoccupied** stack space. Ascending means stack grows toward higher memory address. Pop stack into R2 Access top item on stack Push R1 to stack 0xFE000003 0x44 0x44 0xFE000004 0**x**33 0x33 0xFE000005 0x22 0x22 0xFE000006 0x22 0x110x11 0xFE000007 0x11 SP 0x880xFE000008 0xFE000009 0x66 Grow 0xFE00000A 0x55 towards 0xFE00000B SP higher 0xFE00000C memory LDR R2, [R13,#-4]! address LDR R0,[R13,#-4] R2 0x55667788 R0 0x11223344 STR R1,[R13],#4 After execution After execution R1 0x55667788 After execution

CE1106 Summary

- Autoindexing modifies the indirect register besides just computing the effective address.
- The autoindexing can use either offset or index register.
- Pre-index does the autoindexing first before computing the effective address.
- Post-index computes the effective address first, then does the autoindexing.
- ARM's autoindexing feature can be used to implement stacks.
- There are 4 possible stack implementations (FD, FA, ED, EA).
- For a given stack implementation, the Push and Pop operation must complement each other to ensure the stack grows and collapses correctly.

©2020 SCSE/NTU

37





Addressing Modes

PC-related Addressing Modes

Learning Objectives (4.5)

- 1. Describe difference between absolute & relative jump.
- 2. Describe the concept of position-independent code and how it is achieved.
- Describe how data can be accessed using PC relative addressing

©2020. SCSE/NTU

39

CE1106 Absolute Jump


- A new address can be loaded into the PC to alter the sequential order of program execution.
 - An absolute jump to a new code position is done by loading the address to jump to into the PC.
- Example: MOV PC, #0x060 ; Jump to CodeB

```
Address Absolute Jump

0x050
0x054
CodeA MOV R0,R1
:
0x060 CodeB MOV R0,R2
:
```


 Absolute jump is not position-independent. This code can only execute correctly in this specific area of code memory.


©2020. SCSE/N]




count 8 bytes from 0x052

B CodeB itself takes up 2 bytes







CE1106 Summary

- Non-sequential execution of code can be achieved by modifying the PC contents directly.
- The Branch instruction does this by adding a signed offset.
- Such relative jumps create position-independent code.
- PC-relative addressing with appropriate offsets allows memory data to be accessed in a position-independent manner.

©2020 SCSE/NTU