# How to boot Linux on your SOC boards

Liang Yan (Iyan) SUSE Virtualization Team 11/14/2018





# **Outline**


- 1. Background
- 2. Hardware
- 3. Software
- 4. Further imagination
- 5. Q&A

# Background

• stc89c52

 ARM V7 Micro 2440 board


• ARM V8(AARCH64) Raspberry pi board



stc89c52
 (ISP/IAP)

ARM V7
 Micro 2440 board
 (supervivi/uboot)

 ARM V8(AARCH64)
 Raspberry pi board (uboot/uefi)






• stc89c52rc

ARM V7
 Micro 2440 board

ARM V8(AARCH64)
 Raspberry pi board



#### Bootloader:

VIVI SuperVIVI U-Boot Fastboot Grub2 UEFI

#### Kernel:

Linux Windows Mac OS BSD unix

Vxworks uc-os


# What should we look If we want boot a hardware

- CPU(SOC)
- Storage media


#### ROM/PROM/EEPROM

- IROM
- NAND flash
- NOR flash
- IRAM/SRAM(Steppingstone)
- SDRAM
- DDRAM
- Boards


#### • st89c52




#### • stc89c52



#### • st89c52



#### Micro 2440



#### Micro 2440





Figure 1-1. S3C2440A Block Diagram


32bit cpu could access 4G, however it only allows user accessed below 0x40000000, upper address are reserved for cpu registers and unused.

27 address line:

128 M


0xFFFF_FFFF	Not Used	Not Used
0x6000_0000	SFR Area	SFR Area
0x4800_0000	SI IV Alea	31 K Alea
0x4000_0FFF 0x4000_0000	BootSRAM (4KB)	Not Used
	SDRAM (BANK7, nGCS7)	SDRAM (BANK7, nGCS7)
0x3800_0000	SDRAM (BANK6, nGCS6)	SDRAM (BANK6, nGCS6)
0x3000_0000	SROM (BANK5, nGCS5)	SROM (BANK5, nGCS5)
0x2800_0000	SROM (BANK4, nGCS4)	SROM (BANK4, nGCS4)
0x2000_0000	SROM (BANK3, nGCS3)	SROM (BANK3, nGCS3)
0x1800_0000	SROM (BANK2, nGCS2)	SROM (BANK2, nGCS2)
0x1000_0000	SROM (BANK1, nGCS1)	SROM (BANK1, nGCS1)
0x0800_0000	SROM (BANK0, nGCS0)	BootSRAM (4KB)
0x0000_0000	OM[1:0] = 01, 10	OM[1:0] = 00






#### Raspberry Pi

#### Odroid c2



#### • Odroid c2



Software:

Uboot Kernel Once a board is ready, everything is fixed

**FSM** 


Finite state machine

Our code is based on a fixed infrastructure

What are variables?
0 and 1, once flashed or written in storage.

After that:

Input starts everything, otherwise it will in a idle loop!!!



Stage 1 boot is in the on-chip ROM. Loads Stage 2 in the L2 cache

Stage 2 is boootcode.bin. Enables SDRAM and loads Stage 3

Stage 3 is loader.bin. It knows about the .elf format and loads start.elf

start.elf loads kernel.img. It then also reads config.txt, cmdline.txt and bcm2837.dtb If the dtb file exists, it is loaded at  $0\times100$  & kernel @  $0\times8000$  If disable\_commandline\_tags is set it loads kernel @  $0\times0$  Otherwise it loads kernel @  $0\times8000$  and put ATAGS at  $0\times100$ 

kernel.img is then run on the ARM.

Everything is run on the GPU until kernel.img is loaded on the ARM.

• stc89c52rc:

no need for OS or any other boot, ISP/IAP

ARM V7
 Micro 2440 board

Start support, uboot, vivi, supervivi

ARM V8(AARCH64)
 Raspberry pi board

Uboot/uefi


## board—>machine—>arch—>cpu

Board: raspberry pi 3b

Machine: bcm2837

Arch: arm64/arm32

CPU: armv8



```
Stage 1
```

Start address: 0x00

#### Arch related:

```
Start.S _start: b start_code setup interrupt vectors reset and set CPU to SVC disable cache, MMU, TLBs()
```

#### Board related:

```
lowlevel_init.S Idr pc, _start_armboot
setup watchdog, muxing, and clocks
setup SP, pll, mux, memory(SRAM,SROM)
board initialization(uart, nand, lcd, led, nic)
clear bss
copy to ram and start from there
```

Stage 1

Start address: 0x00


# main\_loop prepare to get into kernel

1 CPU register

r0=0 r1=unique architecture number r2= ram address for kernel parameters

- 2 CPU mode
  Disable IRQ and FIQ CPU SVC mode
- 3 disable D-Cache and I-Cache

1. arch	
	->reset>disable interrupt
	 >disble MMU,TLB 
	 → cpu_init_crit——— → lowlevel_init——— → config and initialize key registers
	 > jump to board
2. board	
_	>board_init_f_alloc_reserve>stack 、 GD 、 early malloc
	>board_init_f_init_reserve>stack 、 GD 、 early malloc
	>relocate_code 、 relocate_vectors>relocate uboot vectors
<u> </u>	
	>board_init_r>board initialization after uboot relocate



Kernel:

reset and set CPU to SVC disable interrupt

Proc ID verification
Parameters(atags/dtb) verification

Get Page table physical address and zero

remap \_turn\_mmu\_on fuction(1:1)

remap kernel code segment

Parameters map

Initialize tlb and cache, Save pagetable to tlb

Enable mmu

Relocate data segment

Clean BSS Start Kernel

```
1 /* sorce code */ head.S
2 /* entry point */
3 ENTRY(stext)
4 /* program status, disable FIQ \ IRQ, enable SVC mode*/
5 mov r0, #F BIT | I_BIT | MODE_SVC@ make sure svc mode
6 /* setup current registers */
7 msr cpsr_c, r0 @ and all irqs disabled
8 /* verify CPU mode, compare current CPU Id with Linux compiled ID */
9 bl lookup processor type
10 /* Jump __ error */
11 teq r10, #0 @ invalid processor?
12 moved r0, #'p' @ yes, error 'p'
13 beg error
14 /* check Architecture Type from R1 */
15 bl lookup architecture type
16 /* jump to error if invalid */
17 teg r7, #0 @ invalid architecture?
18 moveq r0, #'a' @ yes, error 'a'
19 beg error
20 /* create page table */
21 bl create page tables
22 adr lr, ret @ return address
23 add pc, r10, #12 @ initialise processor
24 /* jump to start kernel */
25 b start kernel
```

```
Start Kernel:
Once kernel code is in DRAM:
Key Registers are initialized
Stack environment is setup,
Create temperate page table
Related hardware is initialized
(MMU,TLB, Cache)
===>
Create real page table (bootm, page init, buddy, slab)
set task stack end magic(&init task); ==> pid0, task struct is created manually
setup arch
trap init
mem init
sched init
init irq
rest init(); ==> pid = kernel thread
==> kernel_init(pid 1) ==> all user process
==> kthreadd(pid 2) ==> all kernel threads
                                                       ==> cpu idle loop(pid0)
```

# Further imagination:

# The whole process:

- bootrom/bios
- uboot/SPL
- FDT
- Kernel
- Initrd?
- rootfs:

Init, systemd/systemV

How is your phone booted? Your router? Tablet? Laptop?

#### Userspace development:

- Based on different kinds of input.
- Think about a function(Algorithm), start from input and end by output

X86? Other architecture?

# **Question?**

Thank you.



#### REFERENCE

https://raspberrypi.stackexchange.com/questions/10442/what-is-the-boot-sequence

https://www.raspberrypi.org/documentation/hardware/raspberrypi/bootmodes/bootflow.md

http://www.friendlyarm.net/products/micro2440

https://github.com/wowotechX/u-boot

https://www.kernel.org/doc/Documentation/arm/Booting

https://blog.csdn.net/cagent\_z/article/details/61441951

https://blog.csdn.net/ooonebook/article/details/52850433

http://www.friendlyarm.net/

https://developer.arm.com/products/processors/cortex-a/cortex-a53

http://wiki.100ask.org/images/c/c4/S3C2440A UserManual Rev13.pdf

https://dn.odroid.com/S905/DataSheet/S905\_Public\_Datasheet\_V1.1.4.pdf

https://wiki.odroid.com/odroid-c2/odroid-c2



Corporate Headquarters
Maxfeldstrasse 5
90409 Nuremberg
Germany

+49 911 740 53 0 (Worldwide) www.suse.com

Join us on: www.opensuse.org

#### Unpublished Work of SUSE. All Rights Reserved.

This work is an unpublished work and contains confidential, proprietary, and trade secret information of SUSE. Access to this work is restricted to SUSE employees who have a need to know to perform tasks within the scope of their assignments. No part of this work may be practiced, performed, copied, distributed, revised, modified, translated, abridged, condensed, expanded, collected, or adapted without the prior written consent of SUSE. Any use or exploitation of this work without authorization could subject the perpetrator to criminal and civil liability.

#### **General Disclaimer**

This document is not to be construed as a promise by any participating company to develop, deliver, or market a product. It is not a commitment to deliver any material, code, or functionality, and should not be relied upon in making purchasing decisions. SUSE makes no representations or warranties with respect to the contents of this document, and specifically disclaims any express or implied warranties of merchantability or fitness for any particular purpose. The development, release, and timing of features or functionality described for SUSE products remains at the sole discretion of SUSE. Further, SUSE reserves the right to revise this document and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes. All SUSE marks referenced in this presentation are trademarks or registered trademarks of Novell, Inc. in the United States and other countries. All third-party trademarks are the property of their respective owners.

