



## 5. Fundamentals of FPGAs

Holzinger Philipp



### 5. Fundamentals of FPGAs





- 1. Basic FPGA Architecture
  - 1. FPGA Architecture
  - 2. System Integration
- 2. FPGA Programming Model
  - 1. Hardware Description Languages (HDL)
  - 2. High-Level Synthesis (HLS)
  - 3. Synthesis Workflow
- 3. Example FPGA Boards



## 5.1 Basic FPGA Architecture


#### 5.1.1 FPGA Architecture





## Field-Programmable Gate Array (FPGA):

Consists of an interconnected set of basic logic cells ("Gate Array")



 Can be reconfigured after manufacturing of the chip ("Field Programmable")





### Main differences of an FPGA to a CPU:

- Not instruction or program counter based (dataflow architecture)
- All functional units can work completely independently (very high parallelism)
- Data can be directly passed from one functional unit to the next (local data movement)
- No predefined, fixed data widths (arbitrary precision)
- Highly predictable application latency/timing (cycle accuracy)
- Lower clock frequencies (typically < 500 MHz)</li>








## Basic components of an FPGA:

- Lookup Table (LUT)
- Flip-Flop (FF)
- Block Static Random-Access Memory (BRAM)
- Digital Signal Processing Unit (DSP)
- High Speed Serial Transceiver (GT-SERDES)





## Operating principle of a LUT:




All logic functions can be build with a cascade of LUTs!





## Example Xilinx DSP architecture:




➤ Newer FPGAs also with floating point DSPs

- www.xilinx.com/support/documentation/user\_guides/ug579-ultrascale-dsp.pdf





Accelerators can be composed of these basic blocks:









### Two main approaches to use FPGAs:

### Accelerator



CPU offloads tasks to dedicated logic

### Standalone



Data is continuously streamed to and from the chip


The so called IP Cores are usually interconnected via standardized bus protocols like ARM AMBA AXI





### Xilinx Vivado block design example:

### clock reset AXI4 Lite AXI4 Full







# 5.2 FPGA Programming Model





## 5.2.1 Hardware Description Languages (HDL)

Hardware Description Language (HDL)	Software Programming Language
e.g. Verilog, VHDL	e.g. C/C++, Python
describes structure and behavior of circuits	sequence of commands
fine grained control of every bit flip	limited by available operations and data types
inherently concurrent	usually procedural
explicit and intrinsic notion of relative time (clock cycle)	series of instructions without time dependency
user interaction must be explicitly modeled by e.g. USB, HDMI cores	simple user interaction at runtime with standardized I/O





## 5.2.1 Hardware Description Languages (HDL)

### VHDL example:

```
// this the I/O definition of the module also seen by other components
entity adder is
port(
  clk: in std logic;
  rst: in std_logic;
  a : in std_logic_vector(31 downto 0);
  b : in std_logic_vector(31 downto 0);
  c : out std logic vector(31 downto 0)
                                                                       Structural description
end entity;
// the architecture describes the behavior of the component
                                                                       of the hardware
architecture behav of adder is
begin
  add: process(clk)
  begin
                                        Every clock cycle the value of
     f(rising_edge(clk)) then
                                       c is updated (→ Flip-Flops)
       if(rst = '1') then
         c <= (others => '0');
       else
                                                                Combinatorial evaluation
          c < std_logic_vector(signed(a) + signed(b));
                                                                within a single clock cycle
       end if;
                                                                (\rightarrow LUTs)
     end if:
end architecture;
```

Holzinger Philipp







High-Level Synthesis (HLS) refers to the act of generating an HDL description from a high-level language as C/C++:

Advantages	Disadvantages
Much faster hardware development	Less control of the resulting hardware
Better accessibility for software developers	Usually bigger and less energy efficient than HDL cores
Interoperability to other device classes as CPUs and GPUs	Very poor results for functions written completely in software style (e.g. file parser)





### Simple OpenCL Vector Add kernel:

```
// kernel function which describes the behavior of an accelerator IP core
// arguments are passed to the bus slave of the core
__kernel void vadd(__global float *a, __global float *b, __global const float *c){
    const unsigned int idx = get_global_id(0);

// loads and stores are translated to bus master accesses
    c[idx] = a[idx] + b[idx];
}
```

## General (shortened) HLS procedure:

- Extract control and data flow graphs from kernel
- Find all needed DFG operations (Allocation)
- Insert as many pipeline stages as needed (Scheduling)
- Assign operations to available hardware components (Binding)
- Derive hardware control FSM from CFG, scheduling, and binding

## 5.2.3 Synthesis Workflow





### Hardware workflow:

"interpretation" of the circuit description

where on the chip to meet frequency requirements

HDL Description Elaboration / **Synthesis Netlist** Place & Route Configuration Bitstream


Graph of basic component instances (e.g. LUTs, FFs) and their connections (wires)

Series of bits ordered in configuration frames which describe i.e. LUT contents, route interconnection





## Final design floorplan (Ultra96):






# 5.3 Example FPGA Boards





### Avnet Ultra96:



- Xilinx Zynq UltraScale+
- 4x ARM Cortex A53 Cores @ 1,2 GHz
- 71K LUTs, 141K FFs, 950KB BRAM, 360 DSPs
- 2 GB LPDDR4 (4.264 GB/s) (shared with CPU cores)





## Alpha Data ADM PCIe 9H7:



- Xilinx Virtex UltraScale+ HBM
- PCIe Gen 3 x16 or PCIe Gen 4 x8, 96 Transceiver (32.75 Gb/s)
- 1304K LUTs, 2607K FFs, 42.6 MB BRAM, 9024 DSPs
- 2x 4 GB HBM2 (460 GB/s)