MT7530 Giga Switch programming guide

Version: 0.

Release date: 2013-07-10

© 2013 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Specifications are subject to change without notice.




Document Revision History

Internal use only

I	Revision	Date	Author	Change Log	7		Y	
	0.1	2013/07/10	JayYC	Initial release		/		



MT7530 including 7-port Gigabit Ethernet MAC and 5-port Gigabit Ethernet PHY for several applications, such as xDSL, xPON and Wifi router. It complies with IEEE 802.3az for Energy Efficient Ethernet and cable-length /link down power saving mode. Please refer to the below figure to know the construct of MT7530.





Mode setting

The register 0x 7800 is hardware trap, it is made when power on (define by boot-strap resistance). You can change it by writing 0x7804. Finally, the system would active according 0x7804 not 0x7800. Some registers of 0x7800 cannot be changed. For detail, please check the switch register map. You should check it bit by bit.

00007800)	<u>HWTR</u>	<u>RAP</u>		Hardw	vare T	rap St	atus R	legiste	r 🔨					010	07FFF
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								bond_ option			/					
Type								RO								
Reset								1								
Bit	15	14	13	12	11	10	9	8	7	6	-5	4	3	2	1	0
Name		ht_loo pdet_d is		ht_sm	i_addr	ht_xta	il_fsel	ht_p6_ intf_di s	ht_p5_ intf_m ode	ht_p5_ intf_di s	ht_c_ mdio_ bps_n	ht_eep rom_e n		ht_chip	_mode	
Type		RO	RO	R	0	R	0	RO	RØ	RO	RO/	RO		R	0	
Reset		1	1	1	1	1	1	.1	1	1	1	1	1	1	1	1

If you want to change 0x7804, you need to set bit 16 as 1 of 0x7804 first.

0000780	4	MHW	<u> FRAP</u>		Modif	ied Ha	rdwar	e Trap	Statu	s Reg	ister				01	00000F
Bit	31	30	29	28	27	26	25	₂₄	23	22	21	20	19	18	17	16
Name								bond_ option				csr_p5 _phy0 _sel				csr_ch g_trap
Type								RO				RW				RW
Reset								1				0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			csr_p5 _intf_s el	csr_sm	i_addr	csr_xt		csr_p6 _intf_d is		_intf_d	csr_c_ mdio_ bps_n			csr_chi	p_mod	е
Type	RW	RW	RW	R	0	R	0 '	RW	RW	RW	RW	RO		R	0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Please also check the detail trap of MT7530.

Pin name	Trap	Function	Description	Default
P0_LED_0	0x7800 bit [0]	Chip mode	Must as 4'b1111	4'b1111
P2_LED_0	0x7800 bit [3]			
P0_LED_1	0x7800 bit [6]			
P0_LED_2	0x7800 bit [1]			
P1_LED_1	0x7800 bit [2]	EEPROM_EN	1'b0: disable EEPROM	1'b1
			1'b1: external enable EEPROM	
P1_LED_2	0x7800 bit [4]	MDIO_Bypass	1'b0: Directly access	1'b1
			1'b1: indirectly access	
P2_LED_1	0x7800 bit [5]	P5_Disable	1'b0: Port 5 enable	1'b1
			1'b1: Port 5 disable	
P2_LED_2	0x7800 bit [7]	P5_Interface	1'b0: GMII/MII	1'b1
			1'b1: RGMII	
P3_LED_2	0x7800 bit [8]	P6_Disable	1'b0: Port 6 enable	1'b1
			1'b1: Port 6 disable	
P3_LED_0	0x7800 bit [9]	XTAL_SELECT	EXTERANL XTAL FEQ	2'b11
P4_LED_0	0x7800 bit [12]		1'b01: 20Mhz	
			1'b11: 40Mhz	



			1'b11: 25Mhz	
P3_LED_2	0x7800 bit [11]	SMI_ADDR	Chip SMI Address	2'b11
P3_LED_1	0x7800 bit [10]		Bit 4 and bit 3 of SMI address	
			Bit [2:0] = 3'b111 *Note 1	
P4_LED_1	0x7800 bit [13]	Do not use	-	2'b1
P4_LED_2	0x7800 bit [14]	Loop detect	1'b0: loop detection enable	1'b1
			1'b1: loop detection disable	

^{*}Note 1: We would suggest that SMI address of MT7530 is 5'b11111. If not, you need to change the driver of MT7530.

Link Status

You can find MAC control register put at 0x3000, 0x3100...0x3600. 0x3000 is for port 0 MAC control register. You can change MAC ability at this register.

0000300	0	PMCF	<u>P0</u>		PORT	0 MA	C Con	trol Re	egister						000	056330
Bit	31	30	29	28	27	26	25	24	23	22	7 21	20	19	18	17	16
Name										Y			IPG_C	FG_P0	EXT_P HY_P0	MAC_ MODE _P0
Type													R	W	RW	RW
Reset													0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FORC E_MO DE_P0	TX_EN	MAC_ RX_EN _P0		MAC_ PRE_P 0	SFD_D ET_M ODÈ	BKOF F_EN_ P0	BACK PR_EN _P0	FORC E_EEE 1G_P0	FORC E_EEE 100_P 0	F RX	FORC E_TX_ FC_P0	FORCE	E_SPD_ P0	FORC E_DPX _P0	FORC E_LNK _P0
Type	RW	RW	RW		RW	RW	RW	RW	RW	RW	RW	RW	R	W	RW	RW
Reset	0	1	1		0	0	1	1	0	0	1	1	0	0	0	0

For every port, it has its own status to check register. 0x3008 is used for Port 0. 0x3108 is used for Port 1. Others please check the 0x3208, 0x3308, 0x3408, 0x3508 and 0x3608. If you want to change port 0 status, you can use 0x3000 to change its ability.

00003008	3	<u>PMSR</u>	P0		PORT	0 MA	Stati	us Re	gister						000	000000
Bit	31	30 (29	_28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset		/														
Bit	15	<u> </u>	13	/12	11	10	9	8	7	6	5	4	3	2	1	0
Name			y	D					EEE1G _STS_ P0	EEE10 0_STS _P0	RX_FC _STS_ _P0	TX_FC _STS_ _P0	IMAC_:	SPD_ST _P0	MAC_ DPX_S TS_P0	MAC_ LNK_S TS_P0
Type			<	>					RO	RO	RO	RO	R	0	RO	RO
Reset									0	0	0	0	0	0	0	0

Link Status change

You can find the 0x700c is a record if PHY status was changed. For example, if you plug into PHY 1, you can find the 0x700c become 00080002. Then drew the PHY 1, the 0x700c would still keep 00080002. You need to write "1" to the bit which you want clean at the register 0x700c. After that you can find it would become 00080000.




0000700	С	<u>SYS</u>	INT_S	<u>rs</u>	Syste	m Inte	rrupt	Status					Y		000	000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	√ 19	18	<i>】</i> 17	16
Name	ACL_I NT	ARL_S EC_TA G_INT	ARL_S EC_VL AN_IN T	ARL_S EC_IG 1X_INT	ARL_P KT_BC _INT		KI_QE	ARL_T BL_ER R_INT					PTP_I NT	MIB_IN	BMU_I NT	MAC_ PC_IN T
Type	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C					-W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0					0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		PHY6_ INT	PHY5_ INT	PHY4_ INT	PHY3_ INT	PHY2_ INT	PHY1_ INT	PHY0_ INT		PHY6_ LC_IN	PHY5_ LC_IN T	PHY4_ LC_IN T		LC_IN		PHY0_ LC_IN T
Type		W1C	W1C	W1C	W1C	W1C	W1C	W1C		W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset		0	0	0	0	0	0	0		0	. 0	0	0	0	0	0

MAC 5 interface setup

Usually, GMII of P5 does not need to do the delay. If you want to use as RGMII, you may modify the TX or RX delay timing. Please also notice that 10Mbps and 100Mbps mode also can do the delay. But, you know that their CLK timing is 400ns and 40ns. So, that also means the 2ns delay latency may not useful to them.

00007B0	4	P5RG	MIITX(<u>CR</u>	P5 RG	MII W	rappe	r TX C	lock C	Contro	l Regis	ster			000	000010
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														csr_rg	ımii_txe	n_cfg
Type															RW	
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				4		csr_rg	jmii_tx	d_cfg					csr_r	gmii_tx	c_cfg	
Type							RW	7						RW		
Docot								0					0			




You can adjust 0x7b04 for P5 CLK, data and enable delay timing.

0x7b04: P5 RGMII Wrapper TX Clock Control Register

Bit 4 ([4] - Using 90-degree TXC (central align)) is used for adjusting align. You can change the bit if you got the short packet.

Bit 3 ([3] - Inverted RXC) is used for enable the XOR, like the below figure. It is usually for a large timing adjustment.






If you need to change the RX delay of P5, please modify 0x7b00. rxd_cfg and rctl_cfg . Here is the sample when MT7530 link with Vitesse PHY.

- (a) Change reg7B00[18:16] rxd_cfg[2:0] , from 3'b000 to 3'b010
- (b) Change $reg7B00[26:24] \ rctl_cfg[2:0]$, from 3'b000 to 3'b010 You may also change the CLK align.
 - (a) Change reg7B04[4:0] GTXC setting, from 5'b10000 to 5'b01001

00007B0	0	P5RG	MIIRX	<u>CR</u>	P5 RG	MII W	rappe	r RX C	lock (Contro	I Regi	ster			000	000104
Bit	31	30	29	28	27 🛌	26	25	24	23	22	21	20	19	18	17	16
Name						CST_F	gmii_rc	tl_cfg	N.					csr_r	gmii_rx	d_cfg
Type							RW								RW	
Reset						0	0	0						0	0	0
Bit	15	14	13	12 /	11	_10	9	8	- 7	6	5	4	3	2	1	0
Name				1				csr_rg mii_ce ntral_a lign					csr_i	rgmii_rɔ	cc_0deg	g_cfg
Type								RW						R	W	
Reset								1					0	1	0	0



Please notice the bit 8 of 7b00 is used for checking the enable delay or not. The delay chain would be no longer valid if the 8th bit set as 1.

csr_rgmii_central_align

- 1: RXC/RXD is central-aligned; RXC does not pass through the delay chain.
- 0: RXC/RXD is not central-aligned (edge-aligned); RXC passes through the delay chain.



0x7810 is used for setting TXC driving. P5 CLK driving is 12mA as default value. Others, like TXD,MDC and TXEN are also locate at this register.

00007810)	IO_DF	RV_CR		IO Dri	ving S	trengt	h Con	trol R	egiste	r 📈		Y		000	000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19 🗸	18	17	16
Name							csr_no	rmal_d			csr_m	dc_drv				l_mdio lrv
Type							R	W			R	N/			R/	W
Reset							0	0			0	0 /	·		0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			csr_p6_ o_(_clk_io Irv			csr_p5 a_c	\			csr_p5 _. _d	_io_clk lrv
Type			R\	N			R	W			R	Ν.			R/	W
Reset			0	0			0	0			0	/0			0	0

If P5 want to connect a PHY IC, you should check the below flow to make sure the PHY status:

- 1. Check 0x3508 : check the link up status
- 2. Check PHY is link up or not, use "tce miir 5 1". If you get 796D, it means the PHY is link up.
- 3. Check 0x3500, 56300 is correct for its status.
- 4. Check 0x7018, it need to 7f7f8600 for enable polling mode.

0000701	8	PHY_	<u>POLL</u>		PHY F	Polling	and !	SMI Ma	ister C	ontro	I Regi	ster			007	7F8600
Bit	31	30	29	28	27	⇒26	25	24	23	22	21	20	19	18	17	16
Name				PH	IY_AP_	ÉN						EEE	POLL	_EN		
Type					RW								RW			
Reset		0	0	0	0	0	0	0	4	1	1	1	1	1	1	1
Bit	15	14	13	12	√11	10	9 ,	8	7	6	5	4	3	2	1	0
Name	PHY_P RE_EN	RX_TA 1_CHK _OFF			PHY	END_A	DDR	?	PMDC	_CFG			PHY	/_ST_A	DDR	
Type	RW	RW				RW	A) .		R	W				RW		
Reset	1	0		0	. 0	1 (1	0	0	0		0	0	0	0	0

MAC 6 interface setup

MT7530 TX driving use full power as default setting. You can change the register to change it: 0x7a54, 0x7a5c, 0x7a64, 0x7a6c, 0x7a74.

All of them are used ff as default. You can change to 44 if you need.

00007A54	TRGMII_TD0_0	OD TRGMII TD0 ODT REGISTER	000000FF
	I		

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		M_DRV PRE	P_F	M_DRV PRE	7	rD0_DM		L	TD0_O DTEN			TD0_D ME_PR E	VNT0	TD0_D M_DR VPT0	TD0_D M_DR VNTE	TD0_D M_DR VPTE
Type	├ R	W	R	W		R	W		RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		■ TD0	_DM_O	DTN		TD0	_DM_O	DTP		TD0_DN	/_DRVI	N		TD0_DN	/_DRV	•
Type	A RW RW					R	W			R\	N					
Reset		0	0	0		0	0	0	1	1	1	1	1	1	1	1



00007A5C TRGMII_TD1_OD TRGMII TD1 ODT REGISTER

000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	_19	18	17	16
Name	TD1_D N_F	M_DRV PRE		M_DRV PRE	1	D1_DM	_TDSE	L	TD1_O DTEN		7	TD1_D ME_PR E	TD1_D M_DR VNT0	TD1_D M_DR VPT0	TD1_D M_DR VNTE	TD1_D M_DR VPTE
Type	R	W	R	W		R	W		RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4 /	3	<i>)</i> 2	1	0
Name		TD1	_DM_O	DTN		TD1	_DM_O	DTP		TD1_DN	1_DRVI	N /	A	TD1_DN	/LDRVF)
Type			RW			RW				R	N			R\	W	
Reset		0	0	0		0	0	0	1	1	√ 1	1	1	1	1	1

00007A64 TRGMII_TD2_OD TRGMII TD2 ODT REGISTER

000000FF

Bit	31	30	29	28	27	26	25	24/	23	22	21	20	19	18	17	16
Name		M_DRV PRE		M_DRV PRE	1	D2_DM	I_TDSE		TD2_O DTEN			TD2_D ME_PR E	TD2_D M_DR VNT0	TD2_D M_DR VPT0	TD2_D M_DR VNTE	TD2_D M_DR VPTE
Type	R	W	R	W		R	W		ŔW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	Q/	0	0		9	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		TD2	DM_O	DTN		TD2	_DM_O	DTP		TD2_DN	/_DRVI	N		TD2_DN	/_DRVF	•
Type			RW			RW				R	W			R)	N	
Reset		0	0	0		0	0	/ O	1	1	1	1	1	1	1	1

00007A6C TRGMII_TD3_OD TRGMII_TD3_ODT REGISTER

000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		M_DRV PRE		M_DRV PRE		D3_DM	_TDSE		TD3_O DTEN			TD3_D ME_PR E	TD3_D M_DR VNT0	TD3_D M_DR VPT0	TD3_D M_DR VNTE	TD3_D M_DR VPTE
Type	R	W	R	W		R	W		RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	_ 11	10	9	8	7	6	5	4	3	2	1	0
Name		TD3	_DM_Ø	DTN		TD3	DM_O	DTP		TD3_DN	/LDRVI	N N		TD3_DN	/LDRVF	•
Type			RW		RW				R	W			R'	W		
Reset		0	0	0 7		0	0	0	1	1	1	1	1	1	1	1

00007A74 TRGMII TXCTL TRGMII TXCTL ODT REGISTER ODT

000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXCTL	_DM_D _PRE	TXCTL RVP	_DM_D _PRE	T	CTL_D	M_TDS	EL	TXCTL _ODTE _N			DME	TXCTL DM_D RVNT0	DM D	DM D	_DIM_
Type	R R	W	R	W		R	W		RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Biţ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		TXCT	L_DM_	ODTN		TXCT	L_DM_	ODTP	T)	(CTL_D	M_DR	/N	T)	KCTL_E	M_DR\	/P
Type	RW RW					R	W			R	W					
Reset		0	0	0		0	0	0	1	1	1	1	1	1	1	1



00007A7C TRGMII_TCK_OD TRGMII TCK ODT REGISTER

000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	_19	18	17	16
Name		M_DRV PRE		M_DRV PRE	Т	CK_DN	I_TDSE	L	TCK_O DTEN			TCK_D ME_PR E	TCK_D M_DR VNT0	TCK_D M_DR VPT0	TCK_D M_DR VNTE	TCK_D M_DR VPTE
Type	R	W	R	٧		R	W		RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			 0	0	Ø	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4 /	3	2	1	0
Name		TCK	_DM_O	DTN		TCK	_DM_O	DTP	1	CK_DI	/_DRV	N C	1	CK_DN	/_DRV	
Type			RW			RW				R	W			R\	N	
Reset		0	0	0		0	0	0	1	1	_ 1		1	1	1	1

EEPROM:

Before use EEPROM, please read 0x7800 bit 4 is 1 or not. If you want to use it, it should be as 1. You need to use 0x7120 as the register for EEPROM programming. Here take the changing the port 0 register 4 for example.

Ethphxcmd gsww 7120 c000<mark>3075</mark> // Must write the initial address of EEPROM as 7530 Ethphxcmd gsww 7120 c0021c70 // Use 0x701c to write PHY register, and write to address 2. Ethphxcmd gsww 7120 c00405e1 // Write data 05e1 to address 4. Ethphxcmd gsww 7120 c0068805

// Write data 8805 to address 6, the final data would be 880505e1

It means write 05E1 to register 4 of port 0.

0000712	0	EEPR	IND		EEPR	OM IN	DIRE	T AC	CESS	CONT	ROL	REGIS	TER		000	000000
Bit	31	30	29	28∡	27	26	25	24	23	22	21	20	19	18	17	16
Name	EP_IN D_AC1	EP_IN D_WR										EP_IND	_ADDF	≀		
Type	RW	RW										R	W			
Reset	0	0							0	0	0	0	0	0	0	0
Bit	15	14	13	12	/ 11	10	9 /	8	7	6	5	4	3	2	1	0
Name				7				EP_IND	_DATA	1						
Type		The state of the s						R	W	Ţ,	Ţ,	The state of the s	Ţ,			
Pacat	0	^	100	_ ^	0	0	0	0	^	0	0	0	0	0	0	0

0000701	С	PHY_I	AC	,	PHY	ndirec	t Acce	ss Co	ntrol						000	090000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PHY_A CS_ST		<i>y</i>	MDIO	_REG_	ADDR			MDIO	_PHY_	ADDR		MDIO	_CMD	MDIC	D_ST
Type	R/W/S				RW					RW			R	W	R	W
Reset	0		0	0	0	0	0	0	0	0	0	0	1	0	0	1
Bit 🛴	15	714	130	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		MDIO_RW_DATA														
Type				7	Ţ.	Ţ,	Ţ,	R/M	//RO		Ţ,		Ţ.	Ţ,	Ţ.	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Write command example:

command	switch reg	EEPROM ADD					
ethphxcmd gsww	7120	c000	3	0	7	5	*chip ID, only need write at EEPROM reg 0.
ethphxcmd gsww	7120	c002	1	С	7	0	*MDIO register
ethphxcmd gsww	7120	c004	0	1	8	1	* data
ethphxcmd gsww	7120	c006	8	8	0	5	*command line



Read command example:

command	switch reg	EEPROM ADD					
ethphxcmd gsww	7120	c000	3	0	7	5	*chip ID, only need write at EEPROM reg 0.
ethphxcmd gsww	7120	c002	1	С	7	0	*MDIO register
ethphxcmd gsww	7120	c004	0	0	0	0	*command line
ethphxcmd gswr	7120						

Output queue

Each port has 8 queues for different QoS services. Please know that QoS only active when traffic jam happen. It means that you should have flow control first for QoS. If not, you would only find the packet loss.

Free page: Read the 0x1fc0

For MT7530, if you want to check the queue, please use:

ethphxcmd gsww 7038 220 ethphxcmd gswr 7034

Here show the Q map:

	Q1 & Q0	Q3 & Q2	Q5 & Q4	Q7 & Q6
P0	220	221	222	223
P1	224	225	226	227
P2	228	229	22a	22b
P3	22c	22d	22e	22f
P4	230	231	232	233
P5	234	235	236	237
P6	238	239	23a	23b

00001FC0 FPLC Free Page Link Count Register

U.	11	FI	F	Λ1	F	F
v		_	_	v	_	L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										MI	N_FRE	E_PL_C	NT			
Type							RO									
Reset		1					0	1	1	1	1	0	1	1	1	0
Bit	15	_14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											FREE_	PL_CN1				
Type											F	0				
Reset							0	1	1	- 1	1	0	1	- 1	1	0

VLAN setting

You need use three registers to make 1 VLAN rule. Please follow the below information to do that:

 $0x94 \ 104F0001$ Port member $0\sim3+6 \ (4f=0100\ 1111)$

0x98 00002000 Egress tag enable

0x90 80001010 VID member VID set as 10



00000090)	<u>VTCR</u>			VLAN	Table	Contr	ol						7	00	000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUSY							RE	V0		4	V	7			IDX_IN VLD
Type	W1C							D	С					1		RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		FU	NC								ID 📄	\vee		7		
Type		R'	W							/R	W	7				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0000009	4	VAWE	<u>)1</u>		VLAN	and A	NCL W	rite D	ata I						00	000000
Bit	31	30	29	28	27	26	25	24	23	22	⁷ 21	20	19	18	17	16
Name								WDATA	A[31:16]			A				
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8.	7	6	5	4	3	2	1	0
Name								WDAT	A[15:0]			7				
Type									W		7					
Reset	0	0	0	0	0	0	0	.0	0	0	0	0	0	0	0	0
0000009		VAWE						rite Da								000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								WDATA								
Туре									W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									A[15:0]							
Type								_	W)							
Reset	0	0	0	0	0	0	0	0 .	0	0	0	0	0	0	0	0

MAC forward control

0x0010 is used for MAC forwarding control rule. For different traffic, like broadcast, Unknown multicast...etc, you can set the forwarding port at this register.

00000010)	<u>MFC</u>			MAC	Forwa	rd Coi	ntrol							000	000000
Bit	31	30	29	28	27 ^	26	25	24	23	22	21	20	19	18	17	16
Name				BC	FFP							UNM	_FFP			
Type				/ R	W							R	W			
Reset	0	_,0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	/14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Y	UNU	FFP				CPU_E N	CI	PU_POF	RT	MIRRO R_EN	MIR	ROR_P	ORT
Type				R	W				RW		RW		RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

MAC table aging time

Aging time is used for recording the MAC is exist or not and would be clean after 300 seconds if there is no traffic pass through again. For changing this, you can modify the 0x00A0. The aging time would be depending on the switch core clock speed.



000000A	0	<u>AAC</u>			Addre	ss Ag	e Con	trol						/ (000	095001
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DIS												AGE_C	NT[7:4]	
Type						DC						RW		R	W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3.	2	1	0
Name		AGE_C	NT[3:0]							AGE	UNIT	7				
Type		R	W							/R	W	7 /				

MAC table

We have 2048 MAC entries exist in switch.

MT7530 build in the API command:

Ethphxcmd arl mactbl-disp

 $MAC\ AABBCCDDEEFF: TIMER: 149, SA_PORT_FW: 0, SA_MIR_EN: 0, USER_PRI: 0,$

EG_TAG:0, LEAKY_EN:0, PORT:4, STATUS:1, TYPE:0

You can find that have an aging time, source port information over there.

For RT63368 or others platform, you can use the command flow to check the MAC table list:

Ethphxcmd gsww 80 8002 //clean

Ethphxcmd gsww 80 8004 //first MAC entry

Ethphxcmd gswr 84 // show the first entry Ethphxcmd gswr 88 // show the firstentry

Ethphxcmd gsww 80 8005 //next MAC entry

Ethphxcmd gswr 84 // show the second entry Ethphxcmd gswr 88 // show the second entry

For detail, you can check the register 0x0080,0x0084 and 0x0088.

00000080 <u>ATC</u> Address Table Control 00000000

				_		_									_	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		RE	V0							AD	DR					
Type		, D	C /							R	0					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	_13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUSY	SRCH_ END	THE T	ADDR_ INVLD		AC_	MAT		RE	V1	AC_	SAT	REV2	-	AC_CMI	O
Type	W1C	RO	RO	RO		R	W		D	С	R	W	DC		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

00000084 TSRA1	▼ Table Search Read Address I	00000000
0000004 I JIMI	Table Scarcii Neau Address i	0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				BYT	E_0							BYT	E_1			
Type				R	0							R	0			
Reset	0	0	₂ 0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				BYT	E_2							BYT	E_3			
Type		y		R	0							R	0			
Reset	0	_ 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



00000088	3	TSRA:	2		Table	Searc	h Rea	d Add	ress II	l					00	000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20_	19	/ 18	17	16
Name				BYT	E_0							BY	TE_1			
Type				R	0							/ R	10/			
Reset	0	0	0	0	0	0	0	0	0	0	0	9	0	0	. 0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	/ 3	2	. 1	0
Name				BYT	E_2							BY)	TE_3			
Type				R	0							, R	10			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Flow control

You should set 0x1fe0 bit 31 as 1 for global flow control first.

We take Port 5 for example, if you want to disable TX and RX flow control, you should set the bit 5 and bit 4 of 0x3500 as 0. And read 4th and 5th bit of 0x3508 to check it works or not.

00001FE	0	GFCC	:R0		Globa	l Flow	_Cont	rol Co	ntrol	Regist	er 0				A0	087858
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FC_EN		FC_OFFC_ON F2ON_2OFF_ OPT_OPT OPT OPT OPT OPT OPT OPT OPT OPT OPT													
Type	RW		RW	RW								R	W			
Reset	1		1	0					0	0	0	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			FC_	FREE_E	3LK_HI	THD					FC_I	FREE_E	BLK_LC	THD		
Type				R	W							R	W			
Reset	0	1	1	1	1	0 1	0	0	0	1	0	1	1	0	0	0

0x3500

ΛJJ	00				
5		RW	FORCE_RX _FC_Pn	Port n Force Rx FC When (force_mode_pn = 1), this bit is used to control RX FC ability of port n 1'b1: Let MAC of port n to accept a pause frame when operates in full-duplex mode. 1'b0: Disable.	0x1
4		RW	FORCE_TX	Port n Force Tx FC When (force_mode_pn = 1), this bit is used to control TX FC ability of port n 1'b1: Let MAC of port n to transmit a pause frame when operates in full-duplex mode and internal resouece is low. 1'b0: Disable.	0x1



00003508	3	<u>PMSR</u>	<u>P5</u>		PORT	5 MA	C Stat	us Re	gister) ,	000	000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset													7			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									EEE1G _STS_ P5	EEE10 0_STS _P5	RX_FC _STS_ P5	TX_FC _STS_ P5	MAC_S	SPD_\$1 _P5	MAC_ DPX_S TS_P5	MAC_ LNK_S TS_P5
Type									RO	RO	RO	_RO.∕	J	20/	RO	RO
Reset									0	0	0	0/	0	0	0	0

Local port enable

This is used for debugging not for normal use. It means it would add the self port to the MAC table. So, the same packet would come out from the input port. Set 7^{th} of 0x000c to enable it.

0000000	C ,	<u>AGC</u>			ARL 0	Global	Contro	1							000	071819
Bit	31	30	29	28	27	26	25	24	723	22	21	20	19	18	17	16
Name	MLDv2 _int_e n						RE	V0						ACL_I NT	VLAN_ INT	ADDR _INT
Type	RW						D	С						RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9 /	8	7	6	5	4	3	2	1	0
Name	RATE_ COMP	COMP BALLA					L2LEN _CHK	CTRL_ DROP	VLAN4 CPU	ARL_P RI	ALR_R ST_N					
Type	RW				RW				RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	1	1	0	0	0	0	0	0	1	1	0	0	1

LED controller


All hardware traps of MT7530 are weakly pull-up internally. The only way to pull-down these traps is using an external pull-down circuit. However, hardware traps and LEDs share the same pins in MT7530. To make LEDs work normally, the hardware configurations of LEDs will depend on its related values in the current design.

Every port has 3 LED to mean its behavior:

MT7530 Px_LED_0 is used for any ability linkup and traffic (10/100/1000). MT7530 Px_LED_1 is used for 10/100 ability linkup and traffic (10/100). MT7530 Px_LED_2 is used for Giga ability linkup and traffic (1000).

For trapping-high pins, the external LEDs should be active low. Its configuration is shown as below. OEs (output enables) of LED pads are controlled by the internal circuits, and LED_DO will always be LOW under this configuration. So the external LEDs should be active low.





MIB counter of port 0:

	F		
00004000	TDPC_P0	32	TX Drop Packet Counter of Port 0
00004004	TCRC P0	32	TX CRC Packet Counter of Port 0
00004008	TUPC PO	32	TX Unicast Packet Counter of Port 0
0000400C	TMPC P0	32	TX Multicast Packet Counter of Port 0
00004010	TBPC_P0	32	TX Broadcast Packet Counter of Port 0
00004014	TCEC_P0	32	TX Collision Event Counter of Port 0
00004018	TSCEC_P0	32	TX Single Collision Event Counter of Port 0
0000401C	TMCEC_P0	32	TX Multiple Collision Event Counter of Port 0



00004020	TDEC_P0	32	TX Deferred Event Counter of Port 0
00004024	TLCEC_P0	32	TX Late Collision Event Counter of Port 0
00004028	TXCEC_P0	32	TX excessive Collision Event Counter of Port 0
0000402C	TPPC_P0	32	TX Pause Packet Counter of Port 0
00004030	TL64PC_P0	32	TX packet Length in 64-byte slot Packet Counter of Port 0
00004034	TL65PC_P0	32	TX packet Length in 65-byte slot Packet Counter of Port 0
00004038	TL128PC_P0	32	TX packet Length in 128-byte slot Packet Counter of Port 0
0000403C	TL256PC_P0	32	TX packet Length in 256-byte slot Packet Counter of Port 0
00004040	TL512PC_P0	32	TX packet Length in 512-byte slot Packet Counter of Port 0
00004044	TL1024PC_P0	32	TX packet Length in 1024-byte slot Packet Counter of Port 0
00004048	TOCL_P0	32	TX Octet Counter Low double word of Port 0
0000404C	TOCH_P0	32	TX Octet Counter High double word of Port 0
00004060	RDPC_P0	32	RX Drop Packet Counter of Port 0
00004064	RFPC_P0	32	RX Filtering Packet Counter of Port 0
00004068	RUPC_P0	32	RX Unicast Packet Counter of Port 0
0000406C	RMPC_P0	32	RX Multicast Packet Counter of Port 0
00004070	RBPC_P0	32	RX Broadcast Packet Counter of Port 0
00004074	RAEPC_P0	32	RX Alignment Error Packet Counter of Port 0
00004078	RCEPC_P0	32	RX CRC(FCS) Error Packet Counter of Port 0
0000407C	RUSPC_P0	32	RX Undersize Packet Counter of Port 0
00004080	RFEPC_P0	32	RX Fragment Error Packet Counter of Port 0
00004084	ROSPC_P0	32	RX Oversize Packet Counter of Port 0
00004088	RJEPC_P0	32	RX Jabber Error Packet Counter of Port 0
0000408C	RPPC_P0	32	RX Pause Packet Counter of Port 0
00004090	RL64PC_P0	32	RX packet Length in 64-byte slot Packet Counter of Port 0
00004094	RL65PC_P0	32	RX packet Length in 65-byte slot Packet Counter of Port 0
00004098	RL128PC_P0	32	RX packet Length in 128-byte slot Packet Counter of Port 0
0000409C	RL256PC_P0	32	RX packet Length in 256-byte slot Packet Counter of Port 0
000040A0	RL512PC_P0	32	RX packet Length in 512-byte slot Packet Counter of Port 0
000040A4	RL1024PC_P0	32	RX packet Length in 1024-byte slot Packet Counter of Port 0
000040A8	ROCL PO	32	RX Octet Counter Low double word of Port 0
000040AC	ROCH_P0	32	Rx Octet Counter High double word of Port 0
000040B0	RDPC CTRL P0	32	RX CTRL Drop Packet Counter of Port 0
000040B4	RDPC_ING_P0	32	RX Ingress Drop Packet Counter of Port 0
000040B8	RDPC_ARL_P0	32	RX ARL Drop Packet Counter of Port 0
000040D0	TMIB_HF_STS_P0	32	TX Port MIB Counter Half Full Status of Port 0

MIB counter of port 1:

00004100	TDPC_P1	32	TX Drop Packet Counter of Port 1
00004104	TCRC_P1	32	TX CRC Packet Counter of Port 1
00004108	TUPC_P1	32	TX Unicast Packet Counter of Port 1
0000410C	TMPC_P1	32	TX Multicast Packet Counter of Port 1
00004110	TBPC_P1	32	TX Broadcast Packet Counter of Port 1



00004114	TCEC_P1	32	TX Collision Event Counter of Port 1
00004118	TSCEC_P1	32	TX Single Collision Event Counter of Port 1
0000411C	TMCEC_P1	32	TX Multiple Collision Event Counter of Port 1
00004120	TDEC_P1	32	TX Deferred Event Counter of Port 1
00004124	TLCEC_P1	32	TX Late Collision Event Counter of Port 1
00004128	TXCEC_P1	32	TX excessive Collision Event Counter of Port 1
0000412C	TPPC_P1	32	TX Pause Packet Counter of Port 1
00004130	TL64PC_P1	32	TX packet Length in 64-byte slot Packet Counter of Port 1
00004134	TL65PC_P1	32	TX packet Length in 65-byte slot Packet Counter of Port 1
00004138	TL128PC_P1	32	TX packet Length in 128-byte slot Packet Counter of Port 1
0000413C	TL256PC_P1	32	TX packet Length in 256-byte slot Packet Counter of Port 1
00004140	TL512PC_P1	32	TX packet Length in 512-byte slot Packet Counter of Port 1
00004144	TL1024PC_P1	32	TX packet Length in 1024-byte slot Packet Counter of Port 1
00004148	TOCL_P1	32	TX Octet Counter Low double word of Port 1
0000414C	TOCH_P1	32	TX Octet Counter High double word of Port 1
00004160	RDPC_P1	32	RX Drop Packet Counter of Port 1
00004164	RFPC_P1	32	RX Filtering Packet Counter of Port 1
00004168	RUPC_P1	32	RX Unicast Packet Counter of Port 1
0000416C	RMPC_P1	32	RX Multicast Packet Counter of Port 1
00004170	RBPC_P1	32	RX Broadcast Packet Counter of Port 1
00004174	RAEPC_P1	32	RX Alignment Error Packet Counter of Port 1
00004178	RCEPC_P1	32	RX CRC(FCS) Error Packet Counter of Port 1
0000417C	RUSPC_P1	32	RX Undersize Packet Counter of Port 1
00004180	RFEPC_P1	32	RX Fragment Error Packet Counter of Port 1
00004184	ROSPC_P1	32	RX Oversize Packet Counter of Port 1
00004188	RJEPC_P1	32	RX Jabber Error Packet Counter of Port 1
0000418C	RPPC_P1	32	RX Pause Packet Counter of Port 1
00004190	RL64PC_P1	32	RX packet Length in 64-byte slot Packet Counter of Port 1
00004194	RL65PC_P1	32	RX packet Length in 65-byte slot Packet Counter of Port 1
00004198	RL128PC_P1	32	RX packet Length in 128-byte slot Packet Counter of Port 1
0000419C	RL256PC P1	32	RX packet Length in 256-byte slot Packet Counter of Port 1
000041A0	RL512PC P1	32	RX packet Length in 512-byte slot Packet Counter of Port 1
000041A4	RL1024PC P1	/32	RX packet Length in 1024-byte slot Packet Counter of Port 1
000041A8	ROCL P1	32	RX Octet Counter Low double word of Port 1
000041AC	ROCH P1	32	Rx Octet Counter High double word of Port 1
000041B0	RDPC_CTRL_P1	32	RX CTRL Drop Packet Counter of Port 1
000041B4	RDPC ING P1	32	RX Ingress Drop Packet Counter of Port 1
000041B8	RDPC ARL P1	32	RX ARL Drop Packet Counter of Port 1
000041D0	TMIB HF STS P1	32	TX Port MIB Counter Half Full Status of Port 1
000041D4	RMIB HF STS P1	32	RX Port MIB Counter Half Full Status of Port 1
			•

MIB counter of port 2:

00004200	TDPC_P2	32	TX Drop Packet Counter of Port 2
00004204	TCRC_P2	32	TX CRC Packet Counter of Port 2



00001200	mym c na	22	myry L in Light and in
00004208	TUPC_P2	32	TX Unicast Packet Counter of Port 2
0000420C	TMPC_P2	32	TX Multicast Packet Counter of Port 2
00004210	TBPC_P2	32	TX Broadcast Packet Counter of Port 2
00004214	TCEC_P2	32	TX Collision Event Counter of Port 2
00004218	TSCEC_P2	32	TX Single Collision Event Counter of Port 2
0000421C	TMCEC_P2	32	TX Multiple Collision Event Counter of Port 2
00004220	TDEC_P2	32	TX Deferred Event Counter of Port 2
00004224	TLCEC_P2	32	TX Late Collision Event Counter of Port 2
00004228	TXCEC_P2	32	TX excessive Collision Event Counter of Port 2
0000422C	TPPC_P2	32	TX Pause Packet Counter of Port 2
00004230	TL64PC_P2	32	TX packet Length in 64-byte slot Packet Counter of Port 2
00004234	TL65PC_P2	32	TX packet Length in 65-byte slot Packet Counter of Port 2
00004238	TL128PC_P2	32	TX packet Length in 128-byte slot Packet Counter of Port 2
0000423C	TL256PC_P2	32	TX packet Length in 256-byte slot Packet Counter of Port 2
00004240	TL512PC_P2	32	TX packet Length in 512-byte slot Packet Counter of Port 2
00004244	TL1024PC_P2	32	TX packet Length in 1024-byte slot Packet Counter of Port 2
00004248	TOCL_P2	32	TX Octet Counter Low double word of Port 2
0000424C	TOCH_P2	32	TX Octet Counter High double word of Port 2
00004260	RDPC_P2	32	RX Drop Packet Counter of Port 2
00004264	RFPC_P2	32	RX Filtering Packet Counter of Port 2
00004268	RUPC_P2	32	RX Unicast Packet Counter of Port 2
0000426C	RMPC_P2	32	RX Multicast Packet Counter of Port 2
00004270	RBPC_P2	32	RX Broadcast Packet Counter of Port 2
00004274	RAEPC_P2	32	RX Alignment Error Packet Counter of Port 2
00004278	RCEPC_P2	32	RX CRC(FCS) Error Packet Counter of Port 2
0000427C	RUSPC_P2	32	RX Undersize Packet Counter of Port 2
00004280	RFEPC_P2	32	RX Fragment Error Packet Counter of Port 2
00004284	ROSPC_P2	32	RX Oversize Packet Counter of Port 2
00004288	RJEPC_P2	32	RX Jabber Error Packet Counter of Port 2
0000428C	RPPC P2	32	RX Pause Packet Counter of Port 2
00004290	RL64PC P2	32	RX packet Length in 64-byte slot Packet Counter of Port 2
00004294	RL65PC P2	32	RX packet Length in 65-byte slot Packet Counter of Port 2
00004298	RL128PC P2	/32	RX packet Length in 128-byte slot Packet Counter of Port 2
0000429C	RL256PC P2	32	RX packet Length in 256-byte slot Packet Counter of Port 2
000042A0	RL512PC_P2	32	RX packet Length in 512-byte slot Packet Counter of Port 2
000042A4	RL1024PC P2	32	RX packet Length in 1024-byte slot Packet Counter of Port 2
000042A8	ROCL P2	32	RX Octet Counter Low double word of Port 2
000042AC	ROCH P2	32	Rx Octet Counter High double word of Port 2
000042B0	RDPC CTRL P2	32	RX CTRL Drop Packet Counter of Port 2
000042B4	RDPC ING P2	32	RX Ingress Drop Packet Counter of Port 2
000042B8	RDPC ARL P2	32	RX ARL Drop Packet Counter of Port 2
000042D0	TMIB HF STS P2	32	TX Port MIB Counter Half Full Status of Port 2
000042D4	RMIB_HF_STS_P2	32	RX Port MIB Counter Half Full Status of Port 2



MIB counter of port 3:

00004300	TDPC_P3	32	TX Drop Packet Counter of Port 3
00004304	TCRC_P3	32	TX CRC Packet Counter of Port 3
00004308	TUPC_P3	32	TX Unicast Packet Counter of Port 3
0000430C	TMPC_P3	32	TX Multicast Packet Counter of Port 3
00004310	TBPC_P3	32	TX Broadcast Packet Counter of Port 3
00004314	TCEC_P3	32	TX Collision Event Counter of Port 3
00004318	TSCEC_P3	32	TX Single Collision Event Counter of Port 3
0000431C	TMCEC_P3	32	TX Multiple Collision Event Counter of Port 3
00004320	TDEC_P3	32	TX Deferred Event Counter of Port 3
00004324	TLCEC_P3	32	TX Late Collision Event Counter of Port 3
00004328	TXCEC_P3	32	TX excessive Collision Event Counter of Port 3
0000432C	TPPC_P3	32	TX Pause Packet Counter of Port 3
00004330	TL64PC_P3	32	TX packet Length in 64-byte slot Packet Counter of Port 3
00004334	TL65PC_P3	32	TX packet Length in 65-byte slot Packet Counter of Port 3
00004338	TL128PC_P3	32	TX packet Length in 128-byte slot Packet Counter of Port 3
0000433C	TL256PC_P3	32	TX packet Length in 256-byte slot Packet Counter of Port 3
00004340	TL512PC_P3	32	TX packet Length in 512-byte slot Packet Counter of Port 3
00004344	TL1024PC_P3	32	TX packet Length in 1024-byte slot Packet Counter of Port 3
00004348	TOCL_P3	32	TX Octet Counter Low double word of Port 3
0000434C	TOCH_P3	32	TX Octet Counter High double word of Port 3
00004360	RDPC_P3	32	RX Drop Packet Counter of Port 3
00004364	RFPC_P3	32	RX Filtering Packet Counter of Port 3
00004368	RUPC_P3	32	RX Unicast Packet Counter of Port 3
0000436C	RMPC_P3	32	RX Multicast Packet Counter of Port 3
00004370	RBPC_P3	/32	RX Broadcast Packet Counter of Port 3
00004374	RAEPC P3	32	RX Alignment Error Packet Counter of Port 3
00004378	RCEPC P3	32	RX CRC(FCS) Error Packet Counter of Port 3
0000437C	RUSPC_P3	32	RX Undersize Packet Counter of Port 3
00004380	RFEPC_P3	32	RX Fragment Error Packet Counter of Port 3
00004384	ROSPC P3	32	RX Oversize Packet Counter of Port 3
00004388	RJEPC P3	32	RX Jabber Error Packet Counter of Port 3
0000438C	RPPC P3	32	RX Pause Packet Counter of Port 3
00004390	RL64PC_P3	32	RX packet Length in 64-byte slot Packet Counter of Port 3
00004394	RL65PC_P3	32	RX packet Length in 65-byte slot Packet Counter of Port 3
00004398	RL128PC P3	32	RX packet Length in 128-byte slot Packet Counter of Port 3
0000439C	RL256PC P3	32	RX packet Length in 256-byte slot Packet Counter of Port 3
000043A0	RL512PC P3	32	RX packet Length in 512-byte slot Packet Counter of Port 3
000043A4	RL1024PC P3	32	RX packet Length in 1024-byte slot Packet Counter of Port 3
000043A8	ROCL P3	32	RX Octet Counter Low double word of Port 3
	ROCH_P3	32	Rx Octet Counter High double word of Port 3
000043AC			
000043AC 000043B0	RDPC_CTRL_P3	32	RX CTRL Drop Packet Counter of Port 3
	RDPC CTRL P3 RDPC ING P3	32 32	RX CTRL Drop Packet Counter of Port 3 RX Ingress Drop Packet Counter of Port 3



000043D0	TMIB_HF_STS_P3	32	TX Port MIB Counter Half Full Status of Port 3		7
000043D4	RMIB_HF_STS_P3	32	RX Port MIB Counter Half Full Status of Port 3		

MIB counter of port 4:

	iter or port 4.		
00004400	TDPC_P4	32	TX Drop Packet Counter of Port 4
00004404	TCRC_P4	32	TX CRC Packet Counter of Port 4
00004408	TUPC_P4	32	TX Unicast Packet Counter of Port 4
0000440C	TMPC_P4	32	TX Multicast Packet Counter of Port 4
00004410	TBPC_P4	32	TX Broadcast Packet Counter of Port 4
00004414	TCEC_P4	32	TX Collision Event Counter of Port 4
00004418	TSCEC_P4	32	TX Single Collision Event Counter of Port 4
0000441C	TMCEC_P4	32	TX Multiple Collision Event Counter of Port 4
00004420	TDEC_P4	32	TX Deferred Event Counter of Port 4
00004424	TLCEC_P4	32	TX Late Collision Event Counter of Port 4
00004428	TXCEC_P4	32	TX excessive Collision Event Counter of Port 4
0000442C	TPPC_P4	32	TX Pause Packet Counter of Port 4
00004430	TL64PC_P4	32	TX packet Length in 64-byte slot Packet Counter of Port 4
00004434	TL65PC_P4	32	TX packet Length in 65-byte slot Packet Counter of Port 4
00004438	TL128PC_P4	32	TX packet Length in 128-byte slot Packet Counter of Port 4
0000443C	TL256PC_P4	32	TX packet Length in 256-byte slot Packet Counter of Port 4
00004440	TL512PC_P4	32	TX packet Length in 512-byte slot Packet Counter of Port 4
00004444	TL1024PC_P4	32	TX packet Length in 1024-byte slot Packet Counter of Port 4
00004448	TOCL_P4	32	TX Octet Counter Low double word of Port 4
0000444C	TOCH_P4	32	TX Octet Counter High double word of Port 4
00004460	RDPC_P4	32	RX Drop Packet Counter of Port 4
00004464	RFPC_P4	32	RX Filtering Packet Counter of Port 4
00004468	RUPC_P4	32	RX Unicast Packet Counter of Port 4
0000446C	RMPC_P4	32	RX Multicast Packet Counter of Port 4
00004470	RBPC_P4	32	RX Broadcast Packet Counter of Port 4
00004474	RAEPC P4	32	RX Alignment Error Packet Counter of Port 4
00004478	RCEPC_P4	32	RX CRC(FCS) Error Packet Counter of Port 4
0000447C	RUSPC_P4	32	RX Undersize Packet Counter of Port 4
00004480	RFEPC_P4	32	RX Fragment Error Packet Counter of Port 4
00004484	ROSPC P4	32	RX Oversize Packet Counter of Port 4
00004488	RJEPC P4	32	RX Jabber Error Packet Counter of Port 4
0000448C	RPPC_P4	32	RX Pause Packet Counter of Port 4
00004490	RL64PC_P4	32	RX packet Length in 64-byte slot Packet Counter of Port 4
00004494	RL65PC_P4	32	RX packet Length in 65-byte slot Packet Counter of Port 4
00004498	RL128PC_P4	32	RX packet Length in 128-byte slot Packet Counter of Port 4
0000449C	RL256PC_P4	32	RX packet Length in 256-byte slot Packet Counter of Port 4
000044A0	RL512PC_P4	32	RX packet Length in 512-byte slot Packet Counter of Port 4
000044A4	RL1024PC_P4	32	RX packet Length in 1024-byte slot Packet Counter of Port 4
000044A8	ROCL_P4	32	RX Octet Counter Low double word of Port 4
000044AC	ROCH_P4	32	Rx Octet Counter High double word of Port 4



000044B0	RDPC_CTRL_P4	32	RX CTRL Drop Packet Counter of Port 4
000044B4	RDPC_ING_P4	32	RX Ingress Drop Packet Counter of Port 4
000044B8	RDPC_ARL_P4	32	RX ARL Drop Packet Counter of Port 4
000044D0	TMIB_HF_STS_P4	32	TX Port MIB Counter Half Full Status of Port 4
000044D4	RMIB_HF_STS_P4	32	RX Port MIB Counter Half Full Status of Port 4

MIB counter of port 5:

MID COUL	itel of port 3.		
00004500	TDPC_P5	32	TX Drop Packet Counter of Port 5
00004504	TCRC_P5	32	TX CRC Packet Counter of Port 5
00004508	TUPC_P5	32	TX Unicast Packet Counter of Port 5
0000450C	TMPC_P5	32	TX Multicast Packet Counter of Port 5
00004510	TBPC_P5	32	TX Broadcast Packet Counter of Port 5
00004514	TCEC_P5	32	TX Collision Event Counter of Port 5
00004518	TSCEC_P5	32	TX Single Collision Event Counter of Port 5
0000451C	TMCEC_P5	32	TX Multiple Collision Event Counter of Port 5
00004520	TDEC_P5	32	TX Deferred Event Counter of Port 5
00004524	TLCEC_P5	32	TX Late Collision Event Counter of Port 5
00004528	TXCEC_P5	32	TX excessive Collision Event Counter of Port 5
0000452C	TPPC_P5	32	TX Pause Packet Counter of Port 5
00004530	TL64PC_P5	32	TX packet Length in 64-byte slot Packet Counter of Port 5
00004534	TL65PC_P5	32	TX packet Length in 65-byte slot Packet Counter of Port 5
00004538	TL128PC_P5	32	TX packet Length in 128-byte slot Packet Counter of Port 5
0000453C	TL256PC_P5	32	TX packet Length in 256-byte slot Packet Counter of Port 5
00004540	TL512PC_P5	32	TX packet Length in 512-byte slot Packet Counter of Port 5
00004544	TL1024PC_P5	32	TX packet Length in 1024-byte slot Packet Counter of Port 5
00004548	TOCL_P5	32	TX Octet Counter Low double word of Port 5
0000454C	TOCH_P5	32	TX Octet Counter High double word of Port 5
00004560	RDPC_P5	32	RX Drop Packet Counter of Port 5
00004564	RFPC_P5	32	RX Filtering Packet Counter of Port 5
00004568	RUPC P5	32	RX Unicast Packet Counter of Port 5
0000456C	RMPC_P5	32	RX Multicast Packet Counter of Port 5
00004570	RBPC_P5	32	RX Broadcast Packet Counter of Port 5
00004574	RAEPC P5	32	RX Alignment Error Packet Counter of Port 5
00004578	RCEPC_P5	32	RX CRC(FCS) Error Packet Counter of Port 5
0000457C	RUSPC_P5	32	RX Undersize Packet Counter of Port 5
00004580	RFEPC_P5	32	RX Fragment Error Packet Counter of Port 5
00004584	ROSPC_P5	32	RX Oversize Packet Counter of Port 5
00004588	RJEPC_P5	32	RX Jabber Error Packet Counter of Port 5
0000458C	RPPC P5	32	RX Pause Packet Counter of Port 5
00004590	RL64PC_P5	32	RX packet Length in 64-byte slot Packet Counter of Port 5
00004594	RL65PC_P5	32	RX packet Length in 65-byte slot Packet Counter of Port 5
00004598	RL128PC_P5	32	RX packet Length in 128-byte slot Packet Counter of Port 5
0000459C	RL256PC_P5	32	RX packet Length in 256-byte slot Packet Counter of Port 5
000045A0	RL512PC_P5	32	RX packet Length in 512-byte slot Packet Counter of Port 5
		_	



000045A4	RL1024PC_P5	32	RX packet Length in 1024-byte slot Packet Counter of Port 5
000045A8	ROCL_P5	32	RX Octet Counter Low double word of Port 5
000045AC	ROCH_P5	32	Rx Octet Counter High double word of Port 5
000045B0	RDPC_CTRL_P5	32	RX CTRL Drop Packet Counter of Port 5
000045B4	RDPC_ING_P5	32	RX Ingress Drop Packet Counter of Port 5
000045B8	RDPC_ARL_P5	32	RX ARL Drop Packet Counter of Port 5
000045D0	TMIB HF STS P5	32	TX Port MIB Counter Half Full Status of Port 5
000045D4	RMIB_HF_STS_P5	32	RX Port MIB Counter Half Full Status of Port 5

MIB counter of port 6:

MID Cou	itel of port o.		
00004600	TDPC_P6	32	TX Drop Packet Counter of Port 6
00004604	TCRC_P6	32	TX CRC Packet Counter of Port 6
00004608	TUPC_P6	32	TX Unicast Packet Counter of Port 6
0000460C	TMPC_P6	32	TX Multicast Packet Counter of Port 6
00004610	TBPC_P6	32	TX Broadcast Packet Counter of Port 6
00004614	TCEC_P6	32	TX Collision Event Counter of Port 6
00004618	TSCEC_P6	32	TX Single Collision Event Counter of Port 6
0000461C	TMCEC_P6	32	TX Multiple Collision Event Counter of Port 6
00004620	TDEC_P6	32	TX Deferred Event Counter of Port 6
00004624	TLCEC_P6	32	TX Late Collision Event Counter of Port 6
00004628	TXCEC_P6	32	TX excessive Collision Event Counter of Port 6
0000462C	TPPC_P6	32	TX Pause Packet Counter of Port 6
00004630	TL64PC_P6	32	TX packet Length in 64-byte slot Packet Counter of Port 6
00004634	TL65PC_P6	32	TX packet Length in 65-byte slot Packet Counter of Port 6
00004638	TL128PC_P6	32	TX packet Length in 128-byte slot Packet Counter of Port 6
0000463C	TL256PC_P6	32	TX packet Length in 256-byte slot Packet Counter of Port 6
00004640	TL512PC_P6	32	TX packet Length in 512-byte slot Packet Counter of Port 6
00004644	TL1024PC_P6	32	TX packet Length in 1024-byte slot Packet Counter of Port 6
00004648	TOCL_P6	32	TX Octet Counter Low double word of Port 6
0000464C	TOCH_P6	32	TX Octet Counter High double word of Port 6
00004660	RDPC_P6	32	RX Drop Packet Counter of Port 6
00004664	RFPC_P6	32	RX Filtering Packet Counter of Port 6
00004668	RUPC_P6	32	RX Unicast Packet Counter of Port 6
0000466C	RMPC_P6	32	RX Multicast Packet Counter of Port 6
00004670	RBPC_P6	32	RX Broadcast Packet Counter of Port 6
00004674	RAEPC_P6	32	RX Alignment Error Packet Counter of Port 6
00004678	RCEPC_P6	32	RX CRC(FCS) Error Packet Counter of Port 6
0000467C	RUSPC P6	32	RX Undersize Packet Counter of Port 6
00004680	RFEPC_P6	32	RX Fragment Error Packet Counter of Port 6
00004684	ROSPC_P6	32	RX Oversize Packet Counter of Port 6
00004688	RJEPC_P6	32	RX Jabber Error Packet Counter of Port 6
0000468C	RPPC_P6	32	RX Pause Packet Counter of Port 6
00004690	RL64PC_P6	32	RX packet Length in 64-byte slot Packet Counter of Port 6
	•	•	•



00004694	RL65PC_P6	32	RX packet Length in 65-byte slot Packet Counter of Port 6
00004698	RL128PC_P6	32	RX packet Length in 128-byte slot Packet Counter of Port 6
0000469C	RL256PC_P6	32	RX packet Length in 256-byte slot Packet Counter of Port 6
000046A0	RL512PC_P6	32	RX packet Length in 512-byte slot Packet Counter of Port 6
000046A4	RL1024PC_P6	32	RX packet Length in 1024-byte slot Packet Counter of Port 6
000046A8	ROCL_P6	32	RX Octet Counter Low double word of Port 6
000046AC	ROCH_P6	32	Rx Octet Counter High double word of Port 6
000046B0	RDPC_CTRL_P6	32	RX CTRL Drop Packet Counter of Port 6
000046B4	RDPC_ING_P6	32	RX Ingress Drop Packet Counter of Port 6
000046B8	RDPC_ARL_P6	32	RX ARL Drop Packet Counter of Port 6
000046D0	TMIB_HF_STS_P6	32	TX Port MIB Counter Half Full Status of Port 6
000046D4	RMIB_HF_STS_P6	32	RX Port MIB Counter Half Full Status of Port 6