

## Heterogeneous System Architecture

ArticleTalk

Language

Watch  Edit


**Heterogeneous System Architecture (HSA)** is a cross-vendor set of specifications that allow for the integration of [central processing units](#) and [graphics processors](#) on the same bus, with shared [memory](#) and [tasks](#).<sup>[1]</sup> The HSA is being developed by the [HSA Foundation](#), which includes (among many others) [AMD](#) and [ARM](#). The platform's stated aim is to reduce [communication latency](#) between CPUs, GPUs and other [compute devices](#), and make these various devices more compatible from a programmer's perspective.<sup>[2]–3]</sup> relieving the programmer of the task of planning the moving of data between devices' disjoint memories (as must currently be done with [OpenCL](#) or [CUDA](#)).<sup>[4]</sup>

CUDA and OpenCL as well as most other fairly advanced programming languages can use HSA to increase their execution performance.<sup>[5]</sup> [Heterogeneous computing](#) is widely used in [system-on-chip](#) devices such as [tablets](#), [smartphones](#), other mobile devices, and [video game consoles](#).<sup>[6]</sup> HSA allows programs to use the graphics processor for [floating point](#) calculations without separate memory or scheduling.<sup>[7]</sup>

### Contents

#### ^ Rationale

The rationale behind HSA is to ease the burden on programmers when offloading calculations to the GPU. Originally driven solely by AMD and called the FSA, the idea was extended to encompass processing units other than GPUs, such as other manufacturers' [DSPs](#), as well.



Steps performed when offloading calculations to the GPU on a non-HSA system

Steps performed when offloading calculations to the GPU on a HSA system, using the HSA functionality

Modern GPUs are very well suited to perform [single instruction, multiple data](#) (SIMD) and [single instruction, multiple threads](#) (SIMT), while modern CPUs are still being optimized for branching, etc.

#### ^ Overview

This section needs additional citations for verification. (May 2014)  
[Learn more](#)

Originally introduced by [embedded systems](#) such as the [Cell Broadband Engine](#), sharing system memory directly between multiple system actors makes heterogeneous computing more mainstream. Heterogeneous computing itself refers to systems that contain multiple processing units – [central processing units](#) (CPUs), [graphics processing units](#) (GPUs), [digital signal processors](#) (DSPs), or any type of [application-specific integrated circuits](#) (ASICs). The system architecture allows any accelerator, for instance a [graphics processor](#), to operate at the same processing level as the system's CPU.

Among its main features, HSA defines a unified [virtual address space](#) for compute devices: where GPUs traditionally have their own memory, separate from the main (CPU) memory, HSA requires these devices to share [page tables](#) so that devices can exchange data by sharing [pointers](#). This is to be supported by custom [memory management units](#).<sup>[2]–6–7</sup> To render interoperability possible and also to ease various aspects of programming, HSA is intended to be [ISA](#)-agnostic for both CPUs and accelerators, and to support high-level programming languages.

So far, the HSA specifications cover:

#### HSA Intermediate Layer

HSAIL (Heterogeneous System Architecture Intermediate Language), a [virtual instruction set](#) for parallel programs

- similar<sup>[*according to whom?*]</sup> to [LLVM Intermediate Representation](#) and [SPIR](#) (used by [OpenCL](#) and [Vulkan](#))
- finalized to a specific instruction set by a [JIT compiler](#)
- make late decisions on which core(s) should run a task
- explicitly parallel
- supports exceptions, virtual functions and other high-level features
- debugging support

#### HSA memory model

- compatible with [C++11](#), [OpenCL](#), [Java](#) and [.NET](#) memory models
- relaxed consistency
- designed to support both managed languages (e.g. [Java](#)) and unmanaged languages (e.g. [C](#))
- will make it much easier to develop 3rd-party compilers for a wide range of heterogeneous products programmed in [Fortran](#), [C++](#), [C++ AMP](#), [Java](#), et al.


#### HSA dispatcher and run-time

- designed to enable heterogeneous task queueing: a work queue per core, distribution of work into queues, load balancing by work stealing
- any core can schedule work for any other, including itself
- significant reduction of overhead of scheduling work for a core

Mobile devices are one of the HSA's application areas, in which it yields improved power efficiency.<sup>[6]</sup>



#### Block diagrams

The illustrations below compare CPU-GPU coordination under HSA versus under traditional architectures.



Standard architecture with a discrete GPU attached to the PCI Express bus. Zero-copy between the GPU and CPU is not possible due to distinct physical memories.

HSA brings unified virtual memory and facilitates passing pointers over PCI Express instead of copying the entire data.

[illegible]

AMD GPUs contain certain additional functional units intended to be used as part of HSA. In Linux, kernel driver `amdkfd` provides required support.<sup>[9][10]</sup>

Integrated support for HSA platforms has been announced for the "Sumatra" release of [OpenJDK](#), due in 2015.<sup>[13]</sup>

AMD APP SDK is AMD's proprietary software development kit targeting parallel computing, available for Microsoft Windows and Linux. Bolt is a C++ template library optimized for heterogeneous computing.<sup>[14]</sup>



Post-2015 Carrizo and Bristol Ridge APU's also include the version 2 IOMMU functionality for the integrated GPU.<sup>[*citation needed*]</sup>

The following table shows features of **AMD's APU**s (see also: [List of AMD accelerated processing units](#)).

[[VisualEditor](#)][[view](#) [talk](#) [edit](#) ]

Platform		High, standard and low power										Low and ultra-low power										
Server	Basic	Toronto																				
	Micro											Kyoto										
	Performance																					
	Desktop	Mainstream	Liano	Trinity	Richland	Kaveri	Kaveri Refresh (Godavari)	Carrizo	Bristol Ridge	Raven Ridge	Picasso	Renoir	Cezanne									
		Entry																				
Codename	Basic											Kabini										
	Performance											Renoir				Cezanne						
	Mainstream	Liano	Trinity	Richland	Kaveri		Carrizo	Bristol Ridge	Raven Ridge	Picasso												
	Mobile	Entry															Desna, Ontario, Zacate	Kabini, Tomash	Beema, Mullins	Carrizo-L	Stoney Ridge	Dali
	Basic																					
Embedded		Trinity		Bald Eagle		Merlin Falcon, Brown Falcon		Great Horned Owl		Grey Hawk		Ontario, Zacate		Kabini	Steppe Eagle, Crowned Eagle, LX-Family		Prairie Falcon		Banded Kestrel			
	Released		Aug 2011	Oct 2012	Jun 2013	Jan 2014	2015	Jun 2015	Jun 2016	Oct 2017	Jan 2019	Mar 2020	Jan 2021	Jan 2011	May 2013	Apr 2014	May 2015	Feb 2016	Apr 2019			
	CPU microarchitecture		K10		Piledriver		Steamroller		Excavator		"Excavator+ <sup>[16]</sup>		Zen	Zen+	Zen 2	Zen 3	Bobcat	Jaguar	Puma	Puma+ <sup>[17]</sup>	"Excavator+ <sup>*</sup>	Zen
ISA		x86-64										x86-64										
Socket	Desktop	High-end	N/A										N/A									
		Mainstream	N/A					AM4														
		Entry	FM1	FM2	FM2+ <sup>[a]</sup>			N/A														
	Other	Basic	N/A										N/A	AM1	N/A							
PCI Express version		2.0				3.0						2.0				3.0						
Fab. (nm)		GF 32SHP (HKMG SOI)				GF 28SHP (HKMG bulk)				GF 14LPP (FinFET bulk)	GF 12LP (FinFET bulk)	TSMC N7 (FinFET bulk)		TSMC N40 (bulk)	TSMC N28 (HKMG bulk)	GF 28SHP (HKMG bulk)			GF 14LPP (FinFET bulk)			
Die area (mm²)		228	246	245		245	250	210 <sup>[18]</sup>		156	180	75 (+ 28 FCH)		107	?	125	149					
Min TDP (W)		35	17			12				10			4.5	4	3.95	10	6					
Max APU TDP (W)		100			95			65				18			25							
Max stock APU base clock (GHz)		3	3.8	4.1	4.1		3.7	3.8	3.6	3.7	3.8	4.0	1.75	2.2	2	2.2	3.2	3.3				
Max APUs per node <sup>[a]</sup>		1										1										
Max CPU <sup>[c]</sup> cores per APU		4						8				2	4				2					
Max threads per CPU core		1						2				1								2		
i386, i486, i586, CMOV, NOPL, i686, PAE, NX bit, CMPXCHG16B, AMD-V, RVI, ABM, and 64-bit LAHF/SAHF																						



7.

<sup>^</sup> <sup>a</sup> "Heterogeneous system architecture: Multicore image processing using a mix of CPU and GPU elements" <sup>↗</sup>. *Embedded Computing Design*. Retrieved 23 May 2014.

8.

<sup>^</sup> <sup>a</sup> "Kaveri microarchitecture" <sup>↗</sup>. *SemiAccurate*. 15 January 2014.

9.

<sup>^</sup> Michael Larabel (21 July 2014). "AMDKFD Driver Still Evolving For Open-Source HSA On Linux" <sup>↗</sup>. Phoronix. Retrieved 21 January 2015.

10.

<sup>^</sup> <sup>a</sup> <sup>b</sup> "Linux kernel 3.19, Section 1.3. HSA driver for AMD GPU devices" <sup>↗</sup>. *kernelnewbies.org*. 8 February 2015. Retrieved 12 February 2015.

11.

<sup>^</sup> "HSA-Runtime-Reference-Source/README.md at master" <sup>↗</sup>. *github.com*. 14 November 2014. Retrieved 12 February 2015.

12.

<sup>^</sup> "Linux Kernel 4.14 Announced with Secure Memory Encryption and More" <sup>↗</sup>. 13 November 2017.

13.

<sup>^</sup> Alex Woodie (26 August 2013). "HSA Foundation Aims to Boost Java's GPU Prowess" <sup>↗</sup>. *HPCwire*.

14.

<sup>^</sup> "Bolt on github" <sup>↗</sup>.

15.

<sup>^</sup> AMD GPUOpen (19 April 2016). "CodeXL 2.0 includes HSA profiler" <sup>↗</sup>.

16.

<sup>^</sup> <sup>a</sup> "AMD Announces the 7th Generation APU: Excavator mk2 in Bristol Ridge and Stony Ridge for Notebooks" <sup>↗</sup>. 31 May 2016. Retrieved 3 January 2020.

17.

<sup>^</sup> <sup>a</sup> "AMD Mobile "Carrizo" Family of APUs Designed to Deliver Significant Leap in Performance, Energy Efficiency in 2015" <sup>↗</sup> (Press release). 20 November 2014. Retrieved 16 February 2015.

18.

<sup>^</sup> "The Mobile CPU Comparison Guide Rev. 13.0 Page 5 : AMD Mobile CPU Full List" <sup>↗</sup>. TechARP.com. Retrieved 13 December 2017.

19.

<sup>^</sup> <sup>a</sup> <sup>b</sup> "AMD VEGA10 and VEGA11 GPUs spotted in OpenCL driver" <sup>↗</sup>. VideoCardz.com. Retrieved 6 June 2017.

20.

<sup>^</sup> Cutress, Ian (1 February 2018). "Zen Cores and Vega: Ryzen APUs for AM4 – AMD Tech Day at CES: 2018 Roadmap Revealed, with Ryzen APUs, Zen+ on 12nm, Vega on 7nm" <sup>↗</sup>. Anandtech. Retrieved 7 February 2018.

21.

<sup>^</sup> Larabel, Michael (17 November 2017). "Radeon VCN Encode Support Lands in Mesa 17.4 Git" <sup>↗</sup>. Phoronix. Retrieved 20 November 2017.

22.

<sup>^</sup> <sup>a</sup> <sup>b</sup> "AMD Ryzen 5000G 'Cezanne' APU Gets First High-Res Die Shots, 10.7 Billion Transistors In A 180mm2 Package" <sup>↗</sup>. *wccftech*. 12 August 2021. Retrieved 25 August 2021.

23.

<sup>^</sup> Tony Chen; Jason Greaves, "AMD's Graphics Core Next (GCN) Architecture" <sup>↗</sup> (PDF), *AMD*, retrieved 13 August 2016

24.

<sup>^</sup> <sup>a</sup> "A technical look at AMD's Kaveri architecture" <sup>↗</sup>. Semi Accurate. Retrieved 6 July 2014.

25.

<sup>^</sup> "How do I connect three or More Monitors to an AMD Radeon™ HD 5000, HD 6000, and HD 7000 Series Graphics Card?" <sup>↗</sup>. AMD. Retrieved 8 December 2014.

26.

<sup>^</sup> Airie, David (26 November 2009). "DisplayPort supported by KMS driver mainlined into Linux kernel 2.6.33" <sup>↗</sup>. Retrieved 16 January 2016.

27.

<sup>^</sup> "Radeon feature matrix" <sup>↗</sup>. *freedesktop.org*. Retrieved 10 January 2016.

28.

<sup>^</sup> Deucher, Alexander (16 September 2015). "XDC2015: AMDGPU" <sup>↗</sup> (PDF). Retrieved 16 January 2016.

29.

<sup>^</sup> <sup>a</sup> <sup>b</sup> Michel Dänzer (17 November 2016). "[ANNOUNCE] xf86-video-amdgpu 1.2.0" <sup>↗</sup>. *lists.x.org*.

30.

<sup>^</sup> "ARM Bifrost GPU Architecture" <sup>↗</sup>. 30 May 2016.
- External links
- Wikimedia Commons has media related to *Heterogeneous System Architecture*.
- HSA Heterogeneous System Architecture Overview <sup>↗</sup> on YouTube by Vinod Tipparaju at SC13 in November 2013
  - HSA and the software ecosystem <sup>↗</sup>
  - 2012 – HSA by Michael Houston <sup>↗</sup>
- Last edited 5 months ago by Black Walnut
- Wikipedia
- Content is available under CC BY-SA 3.0 <sup>↗</sup> unless otherwise noted.

Terms of Use • Privacy policy • Desktop