# **GPU Architectures**

# A CPU Perspective

Derek Hower

AMD Research

5/21/2013

# Goals

Data Parallelism: What is it, and how to exploit it?

Workload characteristics

### **Execution Models / GPU Architectures**

MIMD (SPMD), SIMD, SIMT

### **GPU Programming Models**

- $\circ$  Terminology translations: CPU  $\longleftrightarrow$  AMD GPU  $\longleftrightarrow$  Nvidia GPU
- Intro to OpenCL

### **Modern GPU Microarchitectures**

• i.e., programmable GPU pipelines, not their fixed-function predecessors

### Advanced Topics: (Time permitting)


- The Limits of GPUs: What they can and cannot do
- The Future of GPUs: Where do we go from here?


GPU ARCHITECTURES: A CPU PERSPECTIV


# Data Parallel Execution on GPUs


Data Parallelism, Programming Models, SIMT


GPU ARCHITECTURES: A CPU PERSPECTIV



































# Terminology Headache #1

# It's common to interchange 'SIMD' and 'SIMT'

GPU ARCHITECTURES: A CPU PERSPECTIVI

17

# **Data Parallel Execution Models**

MIMD/SPMD



Multiple **independent** threads


SIMD/Vector


One thread with wide execution datapath

SIMT

Multiple **lockstep** threads

PU ARCHITECTURES: A CPU PERSPECTIVE







Options from the CPU world:



Need spatial/temporal locality

### OoO/Dynamic Scheduling 🗶



Need ILP

Multicore/Multithreading/SMT •



Need independent threads


# Multicore Multithreaded SIMT

Many SIMT "threads" grouped together into GPU "Core"

SIMT threads in a group ≈ SMT threads in a CPU core

Unlike CPU, groups are exposed to programmers

Multiple GPU "Cores"



# Multicore Multithreaded SIMT


Many SIMT "threads" grouped together into GPU "Core"

SIMT threads in a group ≈ SMT threads in a CPU core

Unlike CPU, groups are exposed to programmers

Multiple GPU "Cores"


### This is a GPU Architecture (Whew!)



GPU ARCHITECTURES: A CPU PERSPECTIVE

23

# Terminology Headaches #2-5



# GPU Programming Models

OpenCL

GPU ARCHITECTURES: A CPU PERSPECTIM

# **GPU Programming Models**

### **CUDA** – **C**ompute **U**nified **D**evice **A**rchitecture

- Developed by Nvidia -- proprietary
- First serious GPGPU language/environment

### OpenCL – Open Computing Language

- From makers of OpenGL
- Wide industry support: AMD, Apple, Qualcomm, Nvidia (begrudgingly), etc.

### C++ AMP - C++ Accelerated Massive Parallelism

- Microsoft
- Much higher abstraction that CUDA/OpenCL

### OpenACC - Open Accelerator

- · Like OpenMP for GPUs (semi-auto-parallelize serial code)
- Much higher abstraction than CUDA/OpenCL

# **GPU Programming Models**

### **CUDA** – **C**ompute **U**nified **D**evice **A**rchitecture

- Developed by Nvidia -- proprietary
- First serious GPGPU language/environment

### OpenCL - Open Computing Language

- From makers of OpenGL
- Wide industry support: AMD, Apple, Qualcomm, Nvidia (begrudgingly), etc.

### C++ AMP - C++ Accelerated Massive Parallelism

- Microsoft
- Much higher abstraction that CUDA/OpenCL

### OpenACC - Open Accelerator

- Like OpenMP for GPUs (semi-auto-parallelize serial code)
- Much higher abstraction than CUDA/OpenCL

27

# **OpenCL**

Early CPU languages were light abstractions of physical hardware

• E.g., C

Early GPU languages are light abstractions of physical hardware

OpenCL + CUDA


GPU ARCHITECTURES: A CPU PERSPECTIV

# OpenCL

Early CPU languages were light abstractions of physical hardware • E.g., C

Early GPU languages are light abstractions of physical hardware
• OpenCL + CUDA

### **GPU Architecture**



GPU ARCHITECTURES: A CPU PERSPECTIV

29

# OpenCL


Early CPU languages were light abstractions of physical hardware  $\,^{\circ}$  E.g., C

Early GPU languages are light abstractions of physical hardware


### **GPU Architecture**


OpenCL + CUDA


### **OpenCL Model**





PU ARCHITECTURES: A CPU PERSPECTIVE












# GPU Microarchitecture

AMD Graphics Core Next

GPU ARCHITECTURES: A CPU PERSPECTI36




# Compute Unit – A GPU Core

### Compute Unit (CU) – Runs Workgroups

- Contains 4 SIMT Units
- · Picks one SIMT Unit per cycle for scheduling

### **SIMT Unit** – Runs *Wavefronts*


- Each SIMT Unit has 10 wavefront instruction buffer
- Takes 4 cycles to execute one wavefront





10 Wavefront x 4 SIMT Units = 40 Active Wavefronts / CU

64 work-items / wavefront x 40 active wavefronts = 2560 Active Work-items / CU

GPU ARCHITECTURES: A CPU PERSPECTIV







# **Address Coalescing**

Wavefront: Issue 64 memory requests

### Common case:

work-items in same wavefront touch same cache block

### Coalescing:

Merge many work-items requests into single cache block request

### Important for performance:

Reduces bandwidth to DRAM

SPU ARCHITECTURES: A CPU PERSPECTIVE

# **GPU Memory**

### GPUs have caches.



GPLLARCHITECTURES: A CPLL PERSPECTIV

43

# Not Your CPU's Cache

By the numbers: Bulldozer – FX-8170 vs. GCN – Radeon HD 7970

	CPU (Bulldozer)	GPU (GCN)
L1 data cache capacity	16KB	16 KB
Active threads (work-items) sharing L1 D Cache	1	2560
L1 dcache capacity / thread	16KB	6.4 bytes
Last level cache (LLC) capacity	8MB	768KB
Active threads (work-items) sharing LLC	8	81,920
LLC capacity / thread	1MB	9.6 bytes

PU ARCHITECTURES: A CPU PERSPECTIVE

### **GPU Caches**

### Maximize throughput, not hide latency

Not there for either spatial or temporal locality

### L1 Cache: Coalesce requests to same cache block by different work-items

- i.e., streaming thread locality?
- Keep block around just long enough for each work-item to hit once
- Ultimate goal: Reduce bandwidth to DRAM

### L2 Cache: DRAM staging buffer + some instruction reuse

Ultimate goal: Tolerate spikes in DRAM bandwidth

### If there is any spatial/temporal locality:

Use local memory (scratchpad)

GPLLARCHITECTURES: A CPLL PERSPECTIV

4


# Scratchpad Memory

### GPUs have scratchpads (Local Memory)

- Separate address space
- Managed by software:
  - Rename address
  - Manage capacity manual fill/eviction

### Allocated to a workgroup

• i.e., shared by wavefronts in workgroup



GPU ARCHITECTURES: A CPU PERSPECTIV

# Terminology Headache #10

### GPUs have scratchpads (Local Memory)

- Separate address space
- Managed by software:
  - Rename address
  - Manage capacity manual fill/eviction

### Allocated to a workgroup

• i.e., shared by wavefronts in workgroup



Nvidia calls 'Local Memory'
'Shared Memory'.

AMD sometimes calls it 'Group Memory'.

GPU ARCHITECTURES: A CPU PERSPECTIVE

4

# Example System: Radeon HD 7970

High-end part

### 32 Compute Units:

- 81,920 Active work-items
- 32 CUs \* 4 SIMT Units \* 16 ALUs = 2048 Max FP ops/cycle
- 264 GB/s Max memory bandwidth


### 925 MHz engine clock

3.79 TFLOPS single precision (accounting trickery: FMA)

### 210W Max Power (Chip)

- >350W Max Power (card)
- 100W idle power (card)

GPU ARCHITECTURES: A CPU PERSPECTIV



# Recap

Data Parallelism: Identical, Independent work over multiple data inputs

GPU version: Add streaming access pattern

Data Parallel Execution Models: MIMD, SIMD, SIMT

GPU Execution Model: Multicore Multithreaded SIMT

### **OpenCL Programming Model**

NDRange over workgroup/wavefront

Modern GPU Microarchitecture: AMD Graphics Core Next (GCN)

- Compute Unit ("GPU Core"): 4 SIMT Units
- SIMT Unit ("GPU Pipeline"): 16-wide ALU pipe (16x4 execution)
- Memory: designed to stream

GPUs: Great for data parallelism. Bad for everything else.

GPU ARCHITECTURES: A CPU PERSPECTIV

# **Advanced Topics**

GPU Limitations, Future of GPGPU

51

## Choose Your Own Adventure!

SIMT Control Flow & Branch Divergence

**Memory Divergence** 

### When GPUs talk

- Wavefront communication
- GPU "coherence"
- GPU consistency

Future of GPUs: What's next?

# **SIMT Control Flow**

Consider SIMT conditional branch:

- One PC
- Multiple data (i.e., multiple conditions)







53

# **SIMT Control Flow**


Work-items in wavefront run in lockstep

Don't all have to commit

Branching through predication

Active lane: commit result

Inactive lane: throw away result




All lanes active at start: 1111

Branch  $\rightarrow$  set execution mask: 1000

Else  $\rightarrow$  invert execution mask: 0111

Converge  $\rightarrow$  Reset execution mask: 1111



# **Branch Divergence**

When control flow diverges, all lanes take all paths

# **Divergence Kills Performance**

GPU ARCHITECTURES: A CPU PERSPECTIVE

# Beware!

```
Divergence isn't just a performance problem:

__global int lock = false;
```

```
__kernel
void spinlock_lock(...)
{
...
    // acquire lock
    while (lock == false) {
        // cas = compare and swap:
        // atomically {
        // if (lock == false)
        // lock = true;
        // }
        atomic_cas(lock, false, true);
    }
}
```

GPU ARCHITECTURES: A CPU PERSPECTIV


57


# **Memory Bandwidth**



✓ -- Parallel Access

PU ARCHITECTURES: A CPU PERSPECTIVE





# Memory Divergence

One work-item stalls → entire wavefront must stall

· Cause: Bank conflicts, cache misses

Data layout & partitioning is important

GPU ARCHITECTURES: A CPU PERSPECTIV

6

# Memory Divergence

One work-item stalls → entire wavefront must stall

· Cause: Bank conflicts, cache misses

Data layout & partitioning is important

# **Divergence Kills Performance**

SPU ARCHITECTURES: A CPU PERSPECTIVE

# Communication and Synchronization

### Work-items can communicate with:

- Work-items in same wavefront
  - No special sync needed...they are lockstep!
- Work-items in different wavefront, same workgroup
  - Local barrier
- Work-items in different wavefront, different workgroup
  - OpenCL 1.x: Nope
  - CUDA 4.x: Yes, but complicated

GPU ARCHITECTURES: A CPU PERSPECTIV

6

# **GPU Consistency Models**

### Very weak guarantee:

- Program order respected within single work-item
- · All other bets are off

### Safety net:

- Fence "make sure all previous accesses are visible before proceeding"
- Built-in barriers are also fences

### A wrench:

- GPU fences are scoped only apply to subset of work-items in system
  - E.g., local barrier

Take-away: confusion abounds

GPU ARCHITECTURES: A CPU PERSPECTIV

## **GPU Coherence?**

Notice: GPU consistency model does not require coherence

• i.e., Single Writer, Multiple Reader

Marketing claims they are coherent...

### GPU "Coherence":

- Nvidia: disable private caches
- AMD: flush/invalidate entire cache at fences

GPU ARCHITECTURES: A CPU PERSPECTIVI

6

# **GPU Architecture Research**

### Blending with CPU architecture:

- Dynamic scheduling / dynamic wavefront re-org
- Work-items have more locality than we think

### Tighter integration with CPU on SOC:

- Fast kernel launch
  - Exploit fine-grained parallel region: Remember Amdahl's law
- Common shared memory

### Reliability:

- Historically: Who notices a bad pixel?
- Future: GPU compute demands correctness

### Power:

Mobile, mobile mobile!!!

GPU ARCHITECTURES: A CPU PERSPECTIV

# **Computer Economics 101**

GPU Compute is cool + gaining steam, but...

• Is a 0 billion dollar industry (to quote Mark Hill)

### GPU design priorities:

- Graphics
- 2. Graphics

...

- N-1. Graphics
- N. GPU Compute

### Moral of the story:

GPU won't become a CPU (nor should it)

GPLLARCHITECTURES: A CPLL PERSPECTI