Advance Information

16M CMOS Dynamic RAM Family Fast Page Mode, x4, 2K and 4K Refresh

The family of 16M dynamic RAMs is fabricated using 0.5μ CMOS high–speed silicon–gate process technology. It includes devices organized as 4,194,304 four–bit words. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The x4 devices with 4096 cycle refresh (MCM516400C) require 12 address lines (12 rows, 10 columns), while the x4 devices with 2048 cycle refresh (MCM517400C) require only 11 address lines.

These devices are packaged in a standard 300 mil J-lead small outline package (SOJ) and a 300 mil thin-small-outline package (TSOP).

- Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 2048 Cycle Refresh: MCM517400C = 32 ms
- 4096 Cycle Refresh: MCM516400C = 64 ms
- Fast Access Time (tRAC):

MCM51x400C-50 = 50 ns (Max)

MCM51x400C-60 = 60 ns (Max)

MCM51x400C-70 = 70 ns (Max)

· Low Active Power Dissipation:

MCM516400C-50 = 550 mW (Max)

MCM516400C-60 = 440 mW (Max)

MCM516400C-70 = 385 mW (Max)

MCM517400C-50 = 715 mW (Max)

MCM517400C-60 = 605 mW (Max)

MCM517400C-70 = 523 mW (Max)

• Low Standby Power Dissipation:

All Devices = 11 mW (Max, TTL Levels)

All Devices = 5.5 mW (Max, CMOS Levels)

PIN NAMES A0 – A11 Address Input DQ0 – DQ3 Data Input/Output CC Power Supply (+ 5 V) VS Power Supply (+ 5 V) VS Ground NC W Read/Write Enable RAS Row Address Strobe NC No Connection


4M x 4


MCM516400C

Fast Page Mode 4096 Cycle Refresh

MCM517400C

Fast Page Mode 2048 Cycle Refresh






This document contains information on a new product. Specifications and information herein are subject to change without notice.


2/96



BLOCK DIAGRAMS 4096 CYCLE REFRESH BLOCK DIAGRAM MCM516400C



2048 CYCLE REFRESH BLOCK DIAGRAM MCM517400C



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to + 7	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to + 7	V
Data Output Current	l _{out}	50	mA
Power Dissipation	PD	900	mW
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	V _{CC} + 0.5 V	V
Logic Low Voltage, All Inputs	V _{IL}	- 0.5*	_	0.8	V

^{* -2.0} V at pulse width ≤ 20 ns.

DC CHARACTERISTICS AND SUPPLY CURRENTS (See note 1)

Characteri	stic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current (Operating)	MCM516400C–50, t_{RC} = 90 ns MCM516400C–60, t_{RC} = 110 ns MCM516400C–70, t_{RC} = 130 ns MCM517400C–50, t_{RC} = 90 ns MCM517400C–60, t_{RC} = 110 ns MCM517400C–70, t_{RC} = 130 ns	ICC1	 	100 80 70 130 110 95	mA	2, 3, 4
V _{CC} Power Supply Current (Standby) (RAS =	CAS = V _{IH}) Output Open	ICC2	–	2	mA	
V _{CC} Power Supply Current During RAS–Only (CAS = V _{IH}) Output Open	Refresh Cycles $ \begin{array}{c} \text{MCM516400C-50, } t_{RC} = 90 \text{ ns} \\ \text{MCM516400C-60, } t_{RC} = 110 \text{ ns} \\ \text{MCM516400C-70, } t_{RC} = 130 \text{ ns} \\ \text{MCM517400C-50, } t_{RC} = 90 \text{ ns} \\ \text{MCM517400C-60, } t_{RC} = 110 \text{ ns} \\ \text{MCM517400C-70, } t_{RC} = 130 \text{ ns} \\ \end{array} $	ICC3		100 80 70 130 110 95	mA	2, 4
MCM51640	Mode Cycle (RAS = V _{IL}), 0C-50, MCM517400C-50, tp _C = 35 ns 0C-60, MCM517400C-60, tp _C = 40 ns 0C-70, MCM517400C-70, tp _C = 45 ns	I _{CC4}	_ _ _	80 70 60	mA	2, 3, 4
V _{CC} Power Supply Current (Standby) (RAS =	$\overline{\text{CAS}} = V_{\text{CC}} - 0.5 \text{ V}$	I _{CC5}	_	1.0	mA	
V _{CC} Power Supply Current During CAS or Be	fore $\overline{\text{RAS}}$ Refresh Cycle, Output Open MCM516400C–50, t_{RC} = 90 ns MCM516400C–60, t_{RC} = 110 ns MCM516400C–70, t_{RC} = 130 ns MCM517400C–50, t_{RC} = 90 ns MCM517400C–60, t_{RC} = 110 ns MCM517400C–70, t_{RC} = 130 ns	ICC6		100 80 70 130 110 95	mA	2, 4
Input Leakage Current (0 V \leq V _{in} \leq 6.0 V, Other	er Input Pins = 0 V)	l _{lkg(l)}	-10	10	μΑ	
Output Leakage Current (0 V \leq V _{Out} \leq , 5.5 V, C	Q Floating)	l _{lkg(O)}	-10	10	μΑ	
Output High Voltage (I _{OH} = -5 mA)	Vон	2.4	_	V		
Output Low Voltage (I _{OL} = 4.2 mA)		V_{OL}	_	0.4	V	

NOTES:

- All voltages are referenced to VSS.
 I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC6} depend on cycle rate.
 I_{CC1}, I_{CC4}, depend on output loading. Specified values are obtained with the output open.
- 4. Address can be changed once or less while $\overline{RAS} = V_{IL}$. In case of I_{CC4} , it can be changed once or less during a fast page mode cycle (tpc).

CAPACITANCE (f = 1.0, TA = 25°, VCC = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A11,	D C _{in}	5	pF
$\overline{G},\overline{RAS},\overline{CAS},$	V	7	1
I/O Capacitance (CAS = VIH to Disable Output) DQ0 – DQ3,	Q C _{I/O}	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I ∆t/∆V.

16M FAMILY AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

ALL DEVICES: READ, WRITE, AND READ-WRITE CYCLES (See Notes 1 through 6)

	Symb	ool	MCM51x	400C-50	MCM51x	400C-60	MCM51	(400C-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	90	_	110	_	130	_	ns	
Read-Write Cycle Time	^t RELREL	tRWC	130	_	155	_	180	_	ns	
Access Time from RAS	^t RELQV	^t RAC	_	50	_	60	_	70	ns	8, 13, 14
Access Time from CAS	^t CELQV	tCAC	_	13	_	15	_	20	ns	8, 13
Access Time from Column Address	^t AVQV	t _{AA}	_	25	_	30	_	35	ns	8, 14
Access Time from Precharge CAS	^t CEHQV	tCPA	_	30	_	35	_	40	ns	8
CAS to Output in Low–Z	^t CELQX	tCLZ	0	_	0	_	0	_	ns	8
Output Buffer and Turn-Off Delay	^t CEHQZ	tOFF	0	13	0	15	0	15	ns	9
Transition Time (Rise and Fall)	tŢ	tΤ	3	50	3	50	3	50	ns	7
RAS Precharge Time	^t REHREL	tRP	30	_	40	_	50	<u> </u>	ns	
RAS Pulse Width	^t RELREH	tRAS	50	10 k	60	10 k	70	10 k	ns	
RAS Hold Time	^t CELREH	tRSH	13	_	15	_	20	_	ns	
CAS Hold Time	^t RELCEH	tCSH	50	_	60	_	70	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	30	_	35	_	40	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	13	10 k	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	17	37	20	45	20	50	ns	13
RAS to Column Address Delay Time	^t RELAV	^t RAD	12	25	15	30	15	35	ns	14
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	5	_	ns	
CAS Precharge Time	^t CEHCEL	tCP	7	_	10	_	10	_	ns	
Row Address Setup Time	^t AVREL	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	^t RELAX	^t RAH	7	_	10	_	10	_	ns	
Column Address Setup Time	^t AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	^t CELAX	^t CAH	7	_	10	_	15	_	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	25	_	30	_	35	_	ns	
Read Command Setup Time	tWHCEL	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	_	0	_	ns	10
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0	_	ns	10

NOTES: (continued)

- 1. All voltages are referenced to VSS.
- 2. ICC1, ICC3, ICC4, ICC6 depend on cycle rate.
- 3. ICC1, ICC4 depend on output loading. Specified values are obtained with the output open.
- 4. Address can be changed once or less while $\overline{RAS} = V_{IL}$. In case of I_{CC4} , it can be changed once or less during a fast page mode cycle (tpc).
- 5. An initial pause of 200 μs is required after power–up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 6. AC measurements $t_T = 5.0$ ns.
- 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

ALL DEVICES, READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symbol		MCM51x	400C-50	MCM51x	400C-60	MCM51x	400C-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	7	_	10	_	15	_	ns	
Write Command Pulse Width	tWLWH	tWP	7	_	10	_	15	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	12	_	15	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	12	_	15	_	20	_	ns	
Data In Setup Time	^t DVCEL	tDS	0	_	0	_	0	_	ns	11
Data In Hold Time	^t CELDX	tDH	7	_	10	_	15	_	ns	11
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	12
CAS to Write Delay	tCELWL	tCWD	36	_	40	_	45	_	ns	12
RAS to Write Delay	^t RELWL	^t RWD	73	_	85	_	95	_	ns	12
Column Address to Write Delay	t _{AVWL}	tAWD	48	_	55	_	60	_	ns	12
Refresh Period MCM516400C MCM517400C	^t RVRV	^t RFSH	_	64 32	_	64 32	_	64 32	ms	
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	7	_	10	_	15	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	tRPC	5	_	5	_	5	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	^t CEHCEL	^t CPT	20	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	^t WLREL	tWTS	7	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	7	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	^t WHREL	tWRP	7	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	tWRH	7	_	10	_	10	_	ns	

NOTES:

- 8. Measured with a load equivalent to 2 TTL loads and 100 pF.
- 9. toff (max) and tgZ (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in Read-Modify-Write cycles.
- 12. twcs, tcwp, tawp, tawp and tcpwp are specified as reference points only. If twcs ≥ twcs (min), the cycle is an early write cycle and the DQ pins remain high impedance throughout the entire cycle. If tcwp ≥ tcwp (min), tawp ≥ tawp (min), tawp ≥ tawp (min), and tcpwp ≥ tcpwp (min) (for fast page mode cycle only), the cycle is a read–modify–write cycle and the DQ pins will contain the data read from the selected address. If neither of these conditions are met; delayed write or at access time and until CAS or OE goes back to Via. DQ is indeterminate.
- 13. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 14. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

DEVICE-SPECIFIC AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

4M x 4 CONFIGURATION-SPECIFIC READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Symbol		MCM51x400C-50		MCM51x400C-60		MCM51x400C-70				
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS Hold Time Referenced to G	^t GLREH	^t ROH	7	_	10	_	10	_	ns	
G Access Time	^t GLQV	t _{GA}	_	13	_	15	_	15	ns	5
G to Data Delay	^t GLHDX	tGD	13	_	15	_	15	_	ns	6
Output Buffer Turn–Off Delay Time from $\overline{\mathbf{G}}$	^t GHQZ	tGZ	0	13	0	15	0	15	ns	
G Command Hold Time	tWLGL	^t GH	7	_	10	_	15	_	ns	
Output Disable Setup Time	^t GHCEL	tGDS	0	_	0	_	0	_	ns	

NOTES:

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power–up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_I_L and V_I_L (or between V_I_L and V_I_H) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OI} = 0.8 V.
- 6. t_{OFF} (max) and/or t_{GZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

FAST PAGE MODE READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Syml	bol	MCM51x400C-50 MCM51x400C-60		MCM51x400C-70					
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast Page Mode Cycle Time	tCELCEL	tPC	35		40	_	45	_	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	^t CEHREH	^t RHCP	30	_	35	_	40	_	ns	
Fast Page Mode Read–Write Cycle Time	[†] CELCEL	tPRWC	75	_	85	_	95	_	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	50	200 k	60	200 k	70	200 k	ns	
CAS Precharge to Write Delay	^t CEHWL	^t CPWD	53	_	60	_	65	_	ns	5

NOTES:


- 1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 2. An initial pause of 200 µs is required after power–up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through—out the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPWD} ≥ t_{CPWD} (min) (page mode), the cycle is a read—write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

TIMING DIAGRAMS


PAGE MODE READ CYCLE




EARLY WRITE CYCLE




G CONTROLLED LATE WRITE CYCLE




READ – WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE



FAST PAGE MODE READ - WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and G are Don't Care)




*MCM516400C - A0 - A11; MCM517400C - A0 - A10.


CAS BEFORE RAS REFRESH CYCLE (G and A0 – A10 or A11 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power–up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds or 64 milliseconds, for MCM517400C and MCM516400C, respectively), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

MCM516400C: The twelve address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate address fields. A total of twenty two address bits, twelve rows and ten columns, will decode one of the 4,194,304 four bit word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , trop minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This "gate" feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

MCM517400C: The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11–bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 four bit word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This "gate" feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

There are three other variations in addressing the 16M DRAM Family per device: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, fast page mode read cycle, read—write cycle, and fast page mode read—write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (VIH), tRCS (minimum) before the \overline{CAS} or active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

For MCM516400C and MCM517400C, both \overline{CAS} and output enable (\overline{G}) control read access time: \overline{CAS} must be active before or at t_{RCD} maximum and \overline{G} must be active t_{RAC}-t_{GA} (both minimum) after \overline{RAS} active transition to guarantee valid data out (Q) at t_{RAC}. If the t_{RCD} maximum is exceeded and/or \overline{G} active transition does not occur in time, read access time is determined by either the \overline{CAS} or \overline{G} clock active transition (t_{CAC} or t_{GA}).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, fast page mode early write, and fast page mode read–write. Early and late write modes are discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to $\overline{\text{CAS}}$. Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} , apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Column address setup and hold times (t_{ASC}, t_{CAH}) and data in (D) setup and hold times (t_{DS}, t_{DH}) are referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

A late–write cycle (referred to as \overline{G} –controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tRCD+tCWD+ tRWL+2tT) \leq tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D timing parameters are referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition, 4M x 4 outputs are switched off by \overline{G} inactive transition, which is required to write to the device. Q may be indeterminate (see note 12 of AC Operating Conditions table). \overline{RAS} and \overline{CAS} must remain active for tRWL and tCWL, respectively, after \overline{W} active transition to complete the write cycle. \overline{G} (4M x 4) devices must remain inactive for tGH after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read–write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} and/or t_{AWD} minimum, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (MCM516400C: 1024 columns; and MCM517400C: 2048 columns) on a selected row of the 16M DRAM family. Read access time in page mode (tCAC) is typically half the regular \overline{RAS} clock access time, tRAC. Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between VIH and VIL. The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read–write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, $\overline{\text{CAS}}$ transitions to inactive for minimum t_{CP} , while $\overline{\text{RAS}}$ remains low (V_{IL}). The second $\overline{\text{CAS}}$ active transition while $\overline{\text{RAS}}$ is low initiates the first page mode cycle (tpC or tpRWC). Either a read, write, or read–write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by trasp. Page mode operation is ended when $\overline{\text{RAS}}$ transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM516400C require refresh every 64 milliseconds, while refresh time for the MCM517400C is 32 milliseconds.

This is accomplished by cycling through the 4096 and 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the 16M DRAM device family. Burst refresh, a refresh of all rows consecutively, must be performed every 64 milliseconds on the MCM516400C, and 32 milliseconds on the MCM517400C.

A normal read, write, or read—write operation to the RAM will refresh all the bits (4096 or 2048) associated with the particular row decodes. Three other methods of refresh, RAS—only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS—only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high

(VIH) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twrp before and time twrhafter RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle while $\overline{\text{RAS}}$ cycles inactive for tpp and back to active starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with respect to $\overline{\text{RAS}}$ active transition (to prevent test mode entry) as in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS** before **RAS** refresh counter test. This test is performed with a read—write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 4096 or 2048 cycles, as indicated by the check data written in each row. See **CAS** before **RAS** refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight **CAS** before **RAS** initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 4096 or 2048 times, depending on device type.
- 3. Read the 1s that were written in step two in normal read
- 4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read–write cycle. Repeat this operation 4096 or 2048 times, depending on device type.
- Read 0s which were written in step four in normal read mode
- 6. Repeat steps one through five using complement data.

TEST MODE

The internal organization of the MCM516400C and MCM517400C allows the device to be tested as if it were a 1M x 16 DRAM. In **Test Mode** operation, column addresses A1 and A0 are ignored. A test mode cycle reads and/or writes data to a bit in each of the sixteen 1M blocks in parallel. During a write cycle, data is written using only DQ0, while during a read cycle, if all 16 bits are equal (all 0s or all 1s), DQ3 will indicate a 1. Otherwise, DQ3 will indicate a 0. DQ0, DQ1, and

DQ2 always indicate a 1 during test mode read cycle. See Test Mode block diagram.

 \overline{W} , \overline{CAS} before \overline{RAS} timing puts the device in **Test Mode**, as shown in the test mode timing diagram. A \overline{CAS} before \overline{RAS} refresh cycle or a \overline{RAS} only refresh cycle places the device back in normal mode. Refresh is performed in test mode by using a \overline{W} , \overline{CAS} before \overline{RAS} refresh cycle which uses the internal refresh address counter.




Figure 1. Hidden Refresh Cycle

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES

	Syml	ool	MCM51x	400C-50	MCM51x400C-60		60 MCM51x400C-70			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	95	_	115	_	135	_	ns	
Fast Page Mode Cycle Time	†CELCEL	tPC	40	_	45	_	50	_	ns	
Access Time from RAS	^t RELQV	^t RAC	_	55	_	65	_	75	ns	
Access Time from CAS	^t CELQV	tCAC	_	18	_	20	_	25	ns	
Access Time from Column Address	tAVQV	t _{AA}	_	30	_	35	_	40	ns	
Access Time from Precharge CAS	^t CEHQV	tCPA	_	35	_	40	_	45	ns	
RAS Pulse Width	^t RELREH	tRAS	55	10 k	65	10 k	75	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	55	200 k	65	200 k	75	200 k	ns	
RAS Hold Time	^t CELREH	^t RSH	18	_	20	_	25	_	ns	
CAS Hold Time	^t RELCEH	tCSH	55	_	65	_	75	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	35	_	40	_	45	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	18	10 k	20	10 k	25	10 k	ns	
Column Address to RAS Lead Time	^t AVREH	tRAL	30	_	35	_	40	_	ns	

TEST MODE TIMING DIAGRAMS

WRITE OR CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 – A10 or 11 are Don't Care)




NOTE: Once the device is put into Test Mode with the Test Mode Entry Cycle, any of the standard cycles (Read, Write, Fast Page Mode, etc.) may be used to test the part, providing that the timing parameters are modified as described in the Test Mode AC Operating Conditions and Characteristics table. The timing diagrams previously presented are valid for all cycles performed in Test Mode.

MODE DEPENDENT ON $\overline{\text{CAS}}$ AND $\overline{\text{W}}$ WHEN $\overline{\text{RAS}}$ FALLS


Mode	CAS	W*
Read, Write, RMW, FPM	1	0
CBR Refresh, Test Mode Exit	0	1
Test Mode Entry	0	0

^{*}Logic state when \overline{RAS} transitions low.

TEST MODE BLOCK DIAGRAM (MCM516400C, MCM517400C)



ORDERING INFORMATION (Order by Full Part Number)





16M DEVICE NUMBERS


MCM516400CJ50	MCM517400CJ50
MCM516400CJ60	MCM517400CJ60
MCM516400CJ70	MCM517400CJ70
MCM516400CT50	MCM517400CT50
MCM516400CT60	MCM517400CT60
MCM516400CT70	MCM517400CT70
MCM516400CJ50R	MCM517400CJ50R
MCM516400CJ60R	MCM517400CJ60R
MCM516400CJ70R	MCM517400CJ70R
MCM516400CT50R	MCM517400CT50R
MCM516400CT60R	MCM517400CT60R
MCM516400CT70R	MCM517400CT70R

PACKAGE DIMENSIONS

J PACKAGE 300 MIL SOJ CASE 880A-02







NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.006 (0.150) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSIONS. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.025
- (0.635).
 FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 7 AND 20 ARE NOT USED.

	INC	HES	MILLIN	IETERS			
DIM	MIN	MAX	MIN	MAX			
Α	0.671	0.679	17.04	17.25			
В	0.296	0.304	7.520	7.720			
С		0.047		1.200			
D	0.014	0.020	0.350	0.510			
F	0.014	0.014 0.018		0.460			
G	0.050	BSC	1.270 BSC				
J	0.004	0.008	0.100	0.200			
K	0.016	0.016 0.024		0.600			
L	0.002	0.008	0.050	0.200			
N	0.0045	0.0055	0.100	0.140			
R	0.050	BSC	1.270	BSC			
S	0.355	0.371	9.020	9.420			
T	0.004	REF	0.100 REF				
٧	0.004	REF	0.100 REF				
W	0°	10°	0°	10°			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and ** are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution;

P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



