1 FPGA Implementation

1.1 Design Description




Figure 1: A simplified block diagram of the design, which runs at Restricted Fmax 549.45 MHz, Fmax 687.76 MHz, with a throughput of 1 output pixel per cycle

The design can be logically separated into two main stages, ingress and egress, with respect to the RAM that stores the input image pixels (pixel RAM).

Ingress path is responsible for keeping track of the column and row value of the input pixel, which is used as both the write address to the pixel RAM, and for determining the current convolution window (i.e., pointing to the bottom right corner of the convolution window). Another important responsibility for ingress path is to control the row shifting logic for the pixel RAM.

Pixel RAM is a 2D array of pixels, with a dimension of $3 \times (512 + 2) \times 8$. Only three rows are stored because that is the size of the convolution filter. Write is always done at the bottom row, and the row shifts upward when column counter reaches the bound. To save area, this shifting register file is implemented in BRAM, where the shifting is realized by shifting the mapping from logical row index to physical row index circularly, so that after the shifting, new incoming pixels are essentially overwriting the oldest row. Pixel RAM is implemented with three independent BRAM (M20K) blocks, each representing a row, with a shape of $(512 + 2) \times 8$. For ease of testing and maximal compatibility, the BRAM block




Figure 2: Fmax Summary




Figure 3: Critical Paths




Figure 4: Fitter Summary

is not instantiated from IP, but rather using an HDL template that can be inferred into BRAM (M20K) in simple dual-port mode by Quartus Synthesis, with read and write width of 8. With three independent BRAM (M20K) blocks, the pixel RAM is capable of doing a simultaneous read and write on each row in any clock cycle.

Egress path is responsible for performing the actual convolution computation for the convolution window that is pointed by the row and column counter aforementioned. For every window, it reads a single pixel for each row from the pixel RAM, and stores it into a scratch space that is 3×3 in size. The scratch space would shift horizontally to represent the fact that the convolution windows is also moving horizontally. So at any convolution window, only the right-most column is freshly read from the pixel RAM, while the other columns are cached from previous convolution windows. This effectively reduces the number of simultaneous read demand from 9 in a naive implementation, down to 3. To better exploit the fact that the filter is symmetric in x-direction, pixels at column 0 and column 2 are added before multiplying the filter, which effectively saves 3 multipliers in total. The total of 6 multipliers are divided into 3 sum of 2 18×18 multipliers groups, where each group can nicely fit into a DSP block on chip. Again, an HDL template that can be inferred to a fully registered DSP is used rather than instantiating from IP. Afterwards, a 2-level reduction (sum) tree is used to accumulate from the 3 DSP outputs. In total, 8 adders and 6 multipliers are used saving 3 multipliers from a naive implementation of 8 adders and 9 multipliers. A lot of

pipeline stages are inserted to this arithmetic chain to boost Fmax. The entire arithmetic logic runs continuously, but the output is valid only if the convolution window pointer is at valid location and has not been computed before.

1.2 FPGA Implementation Results

	Result		
ALM Utilization	166 out of 427200		
DSP Utilization	3 out of 1518		
BRAM (M20K) Utilization	3 out of 2713		
Maximum Operating Frequency (MHz)	Restricted Fmax 549.45 MHz, Fmax		
	687.76 MHz		
Cycles for Test 7a (Hinton)	264222		
Dynamic Power for one module @ maxi-	0.048 W		
mum frequency (W)	U.U40 W		
Throughput of one module (GOPS)	9.267 GOPS		
Throughput of full device (GOPS)	4689.198 GOPS		
Total Power for full device (W)	10.188 W		

Calculations

Dynamic Power for one module @ maximum frequency (W): $(DSP+M20K+LUT+FF+ClockNetwork) \div 50MHz \times RestrictedFmax = (0.08mW+0.45mW+0.20mW+0.79mW+2.82mW) \div 50MHz \times 549.45MHz$

Throughput of one module (GOPS): $512 \times 512 \times (9 + 8) \div (264222 \div 549.45MHz)$

Throughput of full device (GOPS): $506 \times 9.267GOPS$

Total Power for full device (W): $(DSP+M20K+LUT+FF)\div 50MHz\times RestrictedFmax\times 506+ClockNetwork\div 50MHz\times RestrictedFmax+DeviceStatic(1704.56mW)+IO(0.19mW)$

1.3 Simulation Waveforms and Testbench Output

Refer to Figure 5 and Figure 6.

2 Efficiency Comparison

2.1 CPU Implementation

CPU convolution implementations are quite straight forward. Both single-threaded and multithreaded, and both basic and hand-vectorized versions loop for filter_id, output pixel




Figure 5: ModelSim waveform and simulation log for Test7a as expected




Figure 6: ModelSim waveform and simulation log for Test7b as expected

row and column respectively. Then a dot product is computed for the 3×3 convolution window involved. The basic implementation traverses through all 9 elements and accumulates the products, whereas the hand-vectorized version computes the dot product of the entire row in one shot (load, dot product and store) and then accumulate the the results of three rows together. Multi-threading is done using OpenMP directives, and is applied in the outermost filter_id dimension.

2.2 GPU Implementation

GPU convolution kernel executes in two stages. Firstly, each thread loads a few pixels of the current tile into shared memory. Then after all threads within the current block are done, each thread starts to calculate the dot product for the output pixel and filter_id assigned to it. The filters are stored in the GPU constant memory.

2.3 Runtime Results of CPU and GPU Implementations

	Runtime (ms)			
No. of filters	1	4	16	64
GPU	0.0151	0.0401	0.1374	0.5060
CPU (basic - no opt - 1 thread)	6.1022	24.306	97.235	389.02
CPU (vectorized - no opt - 1 thread)	3.1988	13.027	51.896	207.30
CPU (basic - O2 - 1 thread)	1.2414	4.9722	19.807	79.261
CPU (vectorized - O2 - 1 thread)	0.8441	3.3751	13.493	54.013
CPU (basic - O3 - 1 thread)	0.5334	2.1221	8.4699	33.843
CPU (vectorized - O3 - 1 thread)	0.8823	3.4746	13.898	55.689
CPU (basic - O3 - 4 threads)	0.5770	0.6108	1.2119	4.8529
CPU (vectorized - O3 - 4 threads)	0.9082	1.0459	1.8682	7.7334

When there is no compiler optimization, the vectorized version has a 2x performance than the basic version. When the compiler uses O2 optimization, the gap becomes smaller but still in favor of the vectorized version. Both versions have significant improvements comparing to the no opt version, but basic version gains more out of it suggesting that O2 optimizes both the dot product and iteration overheads for the basic version whereas the vectorized version only gains improvement from iteration overheads. This is even more obvious under O3 optimization, where the basic version has much better performance than the vectorized version and the performance of the vectorized version is the same as under O2 optimization.

After turning on multi-threading, comparing to the single-threaded result (with O3 optimization), the relative performance gap between the basic version and vectorized version stays the same. It is worth pointing out the speed up comparing to single-threaded version is dependent on the number of filters, there is no speed up when there is only 1 filter, and

about 3.5x speed up for 4 filters. The speed up caps at around 8x for both 16 and 64 filters primarily due to the fact that the CPU under test has 8 cores.

2.4 Comparison of Results Between the 3 Compute Platforms

	Throughput	Power	Energy Efficiency	Area Efficiency
	(GOPS)	(W)	(GOPS/W)	(GOPS/mm ²)
FPGA (20 nm)	GA (20 nm) 4689.2 GOPS 10.188 W 460.27 GOPS/W	460.27 GOPS/W	11.723	
FI GA (20 IIII)	4009.2 GOLS	10.100 W	400.27 GOT 5/ W	GOPS/mm ²
CPU (14 nm)	58.771 GOPS	65 W	0.904 GOPS/W	0.213
01 0 (14 11111)	00.771 GOLD	05 W		$GOPS/mm^2$
GPU (8 nm)	563.63 GOPS	220 W	2.562 GOPS/W	1.434
GIO (6 IIII)	005.05 GOLS	220 VV		$GOPS/mm^2$
FPGA (scaled	7502.7 GOPS	6.875 W	1091.3 GOPS/W	75.027
to 8nm)	1502.1 GOLS	0.015 W	1091.3 GOI S/ W	GOPS/mm ²
CPU (scaled to	73.464 GOPS	56.875 W	1.292 GOPS/W	0.532
8nm)	10.404 GOF5	00.070 W	1.292 GOF5/W	$GOPS/mm^2$

Calculations

Scaled Throughput (GOPS): $Original Throughput \times Clock Speed Scaling$

Scaled Power: $Original Power \times Clock Speed Scaling \times Power@sameclockrate Scaling$

 $\textbf{Scaled Area:} \ Original Area \times Area Scaling$

and decoding between CPU and GPU.

When scaling to the same process technology, throughput wise, FPGA is one order ahead of GPU due primarily to that FPGA is programmed and dedicated to compute the convolution. One advantage with the FPGA is that it outputs a pixel at each clock cycle, where as GPU takes several. The GPU version is also a magnitude ahead of CPU, primarily due to the massive parallelism that convolution operation exhibits and that GPU can better exploit it. Energy efficiency wise, FPGA is almost 1000x ahead of CPU and 400x ahead of GPU. This time, CPU and GPU are within the same magnitude due to them both being a general purpose computing platform, whereas the programmed FPGA is more application specific thus avoiding a lot of the overhead cost associated with generality. GPU is still ahead of CPU because of its wider SIMD, reducing overhead cost of instruction fetching and decoding. Area efficiency wise, FPGA is almost 150x ahead of CPU and 50x ahead of GPU. The reason is again related to the overhead cost with generality, and overhead cost of instruction fetching

3 Appendix

3.1 HDL

```
1 // This module implements 2D covolution between a 3x3 filter and a
   → 512-pixel-wide image of any height.
2 // It is assumed that the input image is padded with zeros such that the
   → input and output images have
3 // the same size. The filter coefficients are symmetric in the x-direction
   \rightarrow (i.e. f[0][0] = f[0][2],
4 // f[1][0] = f[1][2], f[2][0] = f[2][2]  for any filter f) and their values
   → are limited to integers
  // (but can still be positive of negative). The input image is grayscale
   → with 8-bit pixel values ranging
  // from 0 (black) to 255 (white).
  module lab2 (
                                              // Operating clock
           input clk,
8
                                                // Active-high reset signal
           input reset,
9
      (reset when set to 1)
           input [71:0] i_f,
                                             // Nine 8-bit signed convolution
10
   \rightarrow filter coefficients in row-major format (i.e. i_f[7:0] is f[0][0],
      i_f[15:8] is f[0][1], etc.)
           input i_valid,
                                                  // Set to 1 if input pixel
     is valid
           input i_ready,
                                                  // Set to 1 if consumer
       block is ready to receive a new pixel
           input [7:0] i_x,
                                            // Input pixel value (8-bit
13
       unsigned value between 0 and 255)
           output o_valid,
                                                  // Set to 1 if output pixel
      is valid
           output o_ready,
                                                  // Set to 1 if this block is
15
       ready to receive a new pixel
           output [7:0] o_y
                                           // Output pixel value (8-bit
16
     unsigned value between 0 and 255)
   );
17
18
   localparam FILTER_SIZE = 3;
                               // Convolution filter dimension (i.e.
   \rightarrow 3x3)
  localparam PIXEL_DATAW = 8;
                                    // Bit width of image pixels and filter
   → coefficients (i.e. 8 bits)
21
   integer col, row, i; // variables to use in the for loop
```

51

```
23
   // The following code is intended to show you an example of how to use
   \hookrightarrow paramaters and
   // for loops in SytemVerilog. It also arrages the input filter
   → coefficients for you
   // into a nicely-arranged and easy-to-use 2D array of registers. However,
   → you can ignore
   // this code and not use it if you wish to.
27
28
   logic signed [PIXEL_DATAW-1:0] r_f [FILTER_SIZE-1:0] [FILTER_SIZE-1:0]; // 2D
29
   → array of registers for filter coefficients
   always_ff @ (posedge clk) begin
30
           // If reset signal is high, set all the filter coefficient
31
       registers to zeros
           // We're using a synchronous reset, which is recommended style for
32
       recent FPGA architectures
           if(reset)begin
33
                    for(row = 0; row < FILTER_SIZE; row = row + 1) begin</pre>
34
                            for(col = 0; col < FILTER_SIZE; col = col + 1) begin</pre>
35
                                     r_f[row][col] <= 0;
36
                            end
37
38
           // Otherwise, register the input filter coefficients into the 2D
39
       array signal
           end else begin
40
                    for(row = 0; row < FILTER_SIZE; row = row + 1) begin</pre>
41
                            for(col = 0; col < FILTER_SIZE; col = col + 1) begin</pre>
42
                                     // Rearrange the 72-bit input into a 3x3
43
       array of 8-bit filter coefficients.
                                     // signal[a +: b] is equivalent to
44
       signal[a+b-1:a]. You can try to plug in
                                     // values for col and row from 0 to 2, to
^{45}
       understand how it operates.
                                     // For example at row=0 and col=0:
46
       r_f[0][0] = i_f[0+:8] = i_f[7:0]
                                                       at row=0 and col=1:
47
       r_f[0][1] = i_f[8+:8] = i_f[15:8]
                                     r_f[row] [col] <= i_f[(row * FILTER_SIZE *</pre>
48
       PIXEL_DATAW)+(col * PIXEL_DATAW) +: PIXEL_DATAW];
                            end
49
                    end
50
           end
```

```
end
53
   // Start of your code
   logic enable;
55
   assign enable = i_ready;
57
   // **********
   // INGRESS
   // **********
   // If pipelined, need to pipeline i_valid
61
62
   // Logics for buffer of x
63
   localparam IMAGE_WIDTH = 512;
   localparam R_X_ROWS = FILTER_SIZE; // Always store 3 rows of i_x
   localparam R_X_COL_WIDTH = IMAGE_WIDTH + 2;
66
   localparam R_X_COL_ADDR_WIDTH = 10;
67
68
69
   // Pixel RAM
70
   // RAM input, need to be registered except for r_x_read_addr
   logic [R_X_COL_ADDR_WIDTH-1:0] r_x_write_addr [R_X_ROWS-1:0]; // 0..511+2
   \rightarrow (10 bit)
  logic r_x_write_enable [R_X_ROWS-1:0];
   logic unsigned [PIXEL_DATAW-1:0] r_x_write_data [R_X_ROWS-1:0];
  // Registered inside module, read a pixel from 3 rows
  logic [R_X_COL_ADDR_WIDTH-1:0] r_x_read_addr;
  // RAM output
  logic unsigned [PIXEL_DATAW-1:0] r_x_read_data [R_X_ROWS-1:0]; // is
       registered inside module, 3 rows of 1 pixel
   pixelram pixel_ram
79
   (
80
           .clk(clk),
81
           .reset(reset),
82
           .enable(enable),
83
           // RAM input, unregistered inside module
           .i_write_addr(r_x_write_addr),
85
           .i_write_enable(r_x_write_enable),
86
           .i_write_data(r_x_write_data),
87
           .i_read_addr(r_x_read_addr),
           // RAM output
89
           .o_read_data(r_x_read_data)
   );
91
```

```
92
93
   // Registers
   // 0: [] [] [] [] [] [] []
                                                                512 + 2
95
   // 1: [] [] [] [] [] [] []
                                                                512 + 2
   // 2: [] [] [] [] [] [] []
                                                               512 + 2
   logic unsigned [1:0] r_x_row_logical_idx; // Count from 0 to R_X_ROWS - 1
    → (incl), logical order, not necessarily physical
   logic unsigned [R_X_COL_ADDR_WIDTH-1:0] r_x_col_idx; // Count from 0 to
    \rightarrow R_X_COL_WIDTH (incl)
   logic unsigned [R_X_COL_ADDR_WIDTH-1:0] r_x_col_idx_read_addr_adjusted; //
    → Count from O to R_X_COL_WIDTH (incl)
   // Count from 0 to R_X_ROWS - 1 (incl), physical order
101
    logic unsigned [R_X_ROWS-1:0][1:0] r_x_row_logical_to_physical_index;
102
103
    // INGRESS: Stage -1
104
    always_ff @ (posedge clk) begin
105
            if(reset) begin
106
                     r_x_row_logical_idx <= 0;
107
                     r_x_col_idx <= 0;
108
                     r_x_col_idx_read_addr_adjusted <= 0;</pre>
109
                     for(i = 0; i < R_X_ROWS; i = i + 1) begin
111
                              r_x_row_logical_to_physical_index[i] <= i;</pre>
112
                     end
113
114
                     for(row = 0; row < R_X_ROWS; row = row + 1) begin</pre>
115
                              r_x_write_addr[row] <= 0;
116
                              r_x_write_data[row] <= 0;
117
                              r_x_write_enable[row] <= 0;
118
                     end
119
            end else if (enable) begin
120
                     // Do not write by default
121
                     for(row = 0; row < R_X_ROWS; row = row + 1) begin</pre>
122
                              r_x_write_addr[row] <= 0;
123
                              r_x_write_data[row] <= 0;
124
                              r_x_write_enable[row] <= 0;
125
126
                     r_x_col_idx_read_addr_adjusted <= 0;</pre>
127
                      if(i_valid) begin
128
                              if(r_x_{col_idx} == R_X_{col_width}) begin
129
```

```
// Load input pixel to a new row at the
130
        current logical idx 0 (R_X_COL_WIDTH implies 0),
                                     // which would be discarded, then
131
        reused/overwritten as the new logical idx 2 in the next cycle
                                     r_x_write_addr[r_x_row_logical_to_physical_index[0]]
132
        <= 0;
                                     r_x_write_data[r_x_row_logical_to_physical_index[0]]
133
        <= i_x;
                                     r_x_write_enable[r_x_row_logical_to_physical_index[0]]
134
        <= 1;
135
                                     // Do the row shifting logic at the first
136
        input of the new row,
                                     // rather than at the last input of the old
137
        row (will have conflict
                                     // in writing old row and shifting old row)
138
139
                                     // Instead of shifting the actual data,
140
        shift the mapping from logical index to physical index
                                     // Shift the mapping, upward
141
        (idx[0]->idx[2])
                                     r_x_row_logical_to_physical_index <=
142
        {r_x_row_logical_to_physical_index[0],
        r_x_row_logical_to_physical_index[R_X_ROWS-1:1]};
143
                                     // Reset r_x_{col}idx if necessary,
144
        continuing at idx 1.
                                     // Skipping idx 0 because we are at idx 0
145
        currently
                                     r_x_col_idx <= 1;
146
                                     r_x_col_idx_read_addr_adjusted <= 0;</pre>
147
148
                                     // Increment r_x_row_logical_idx_ipipelined
149
        only when r_x_row_logical_idx_ipipelined is 0 or 1,
                                     // so that r_x_row_logical_idx_ipipelined
150
        will reach to 2 in steady state
                                     if(r_x_row_logical_idx < R_X_ROWS - 1) begin</pre>
151
                                              r_x_row_logical_idx <=
152
       r_x_row_logical_idx + 1;
                                     end
153
                             end else begin
                                     // Load data at logical idx 2
155
```

```
r_x_write_addr[r_x_row_logical_to_physical_index[R_X_ROW
156
        <= r_x_col_idx;
                                      r_x_write_data[r_x_row_logical_to_physical_index[R_X_ROW
157
        \leq i_x;
                                      r_x_write_enable[r_x_row_logical_to_physical_index[R_X_R
158
        <= 1;
159
                                      // Increment r_x_{col}idx
160
                                      r_x_col_idx <= r_x_col_idx + 1;
161
162
                                      // Increment r_x_col_idx_read_addr_adjusted
163
                                      r_x_col_idx_read_addr_adjusted <=
164
        r_x_col_idx;
165
                             end
                     end
166
            end
167
    end
168
169
    // Pipeline registers for ingress
170
    logic unsigned [1:0] r_x_row_logical_idx_ipipelined;
   logic unsigned [R_X_COL_ADDR_WIDTH-1:0] r_x_col_idx_ipipelined;
172
    logic unsigned [R_X_ROWS-1:0][1:0]

¬ r_x_row_logical_to_physical_index_ipipelined;

   // INGRESS: Stage O, to match registered RAM write
174
    always_ff @ (posedge clk) begin
175
            if (enable) begin
176
                     r_x_row_logical_idx_ipipelined <= r_x_row_logical_idx;</pre>
177
                     r_x_col_idx_ipipelined <= r_x_col_idx;</pre>
178
                     r_x_row_logical_to_physical_index_ipipelined <=
179
        r_x_row_logical_to_physical_index;
            end
180
    end
181
182
    // ***********
183
    // EGRESS
184
    // ************
185
186
    // Pipeline registers for egress
187
    localparam NUM_EGRESS_STAGE = 9;
188
   logic unsigned [NUM_EGRESS_STAGE-1:0] [R_X_COL_ADDR_WIDTH-1:0]
189
        r_x_col_idx_epipelined;
   logic unsigned [NUM_EGRESS_STAGE-1:0] [1:0] r_x_row_logical_idx_epipelined;
```

221

```
logic unsigned [1:0] [R_X_ROWS-1:0] [1:0]
    → r_x_row_logical_to_physical_index_epipelined; // Not needed for full
    → pipeline stage
    always_ff @ (posedge clk) begin
192
            if(enable) begin
193
                     r_x_col_idx_epipelined <=
194
        {r_x_col_idx_epipelined[NUM_EGRESS_STAGE-2:0], r_x_col_idx_ipipelined};
                     r_x_row_logical_idx_epipelined <=
195
        {r_x_row_logical_idx_epipelined[NUM_EGRESS_STAGE-2:0],
        r_x_row_logical_idx_ipipelined};
                     r_x_row_logical_to_physical_index_epipelined <=
196
      {r_x_row_logical_to_physical_index_epipelined[0:0],
        r_x_row_logical_to_physical_index_ipipelined};
            end
197
    end
198
199
    // Logics for convolution core
200
    // Computation
201
202
    // EGRESS: Stage -1
203
    always_comb begin
204
            r_x_read_addr = r_x_col_idx_read_addr_adjusted;
205
    end
206
207
    // EGRESS: Stage 0, 1
208
    // Signed x unsigned gets unsigned, which is not what we intend.
209
    // So convert unsigned to signed by treating unsigned number as positive
210
    → (by adding a 0 to msb)
    logic signed [FILTER_SIZE-1:0] [PIXEL_DATAW:0] r_mult_i_pixel
211
    \rightarrow [R_X_ROWS-1:0];
    logic [PIXEL_DATAW:0] r_x_read_data_reg [R_X_ROWS-1:0];
212
    always_ff @ (posedge clk) begin
213
            if(enable) begin
214
                     for(row=0; row<R_X_ROWS; row=row+1) begin</pre>
215
                             r_x_read_data_reg[row] <= r_x_read_data[row];</pre>
216
                             r_mult_i_pixel[row] <= {{1'b0,</pre>
217
        r_x_read_data_reg[r_x_row_logical_to_physical_index_epipelined[1][row]]},
        r_mult_i_pixel[row][FILTER_SIZE-1:1]};
                     end
218
            end
219
    end
220
```

```
// Multiplication
    // EGRESS: Stage 2, 3, 4, 5
223
    logic signed [FILTER_SIZE-1:0] [2*PIXEL_DATAW-1:0] sums_stage_0;
    genvar gen_row;
225
    generate
             for(gen_row=0; gen_row<FILTER_SIZE; gen_row=gen_row+1) begin: mult
227
                     mult8x8p8x8 m0(
228
                              .clk(clk),
229
                               .enable(enable),
230
                               .i_filtera(r_f[gen_row][0]),
231
                               .i_pixela0(r_mult_i_pixel[gen_row][0]),
232
                               .i_pixela1(r_mult_i_pixel[gen_row][2]),
233
                               .i_filterb(r_f[gen_row][1]),
234
                               .i_pixelb(r_mult_i_pixel[gen_row][1]),
235
                               .o_res(sums_stage_0[gen_row])
236
                     );
237
             end
238
    endgenerate
239
240
    // Reduction tree
241
    // EGRESS: Stage 6
242
    logic signed [FILTER_SIZE-1:0] [2*PIXEL_DATAW-1:0] sums_stage_0_reg;
    always_ff @ (posedge clk) begin
244
             if(enable) begin
245
                     sums_stage_0_reg <= sums_stage_0;</pre>
246
             end
247
    end
248
249
    logic signed [2*PIXEL_DATAW-1:0] sums_stage_1 [1:0];
250
    always_comb begin
251
             sums_stage_1[0] = sums_stage_0_reg[0] + sums_stage_0_reg[1];
252
             sums_stage_1[1] = sums_stage_0_reg[2];
253
    end
254
255
    logic signed [2*PIXEL_DATAW-1:0] sums_stage_2;
256
    always_comb begin
257
             sums_stage_2 = sums_stage_1[0] + sums_stage_1[1];
258
    end
259
    // EGRESS: Stage 7
260
    logic signed [2*PIXEL_DATAW-1:0] sums_stage_2_reg;
261
    always_ff @ (posedge clk) begin
262
             if(enable)begin
263
```

```
sums_stage_2_reg <= sums_stage_2;</pre>
264
             end
265
    end
266
267
    logic unsigned [PIXEL_DATAW-1:0] y;
    always_comb begin
269
             if(sums_stage_2_reg>255) begin
270
                     y = 255;
271
             end else if (sums_stage_2_reg<0) begin
272
                     y = 0;
273
             end else begin
274
                      y = sums_stage_2_reg[PIXEL_DATAW-1:0];
275
             end
276
    end
277
278
    // Output interface logics
    // EGRESS: Stage 8
280
    logic unsigned [PIXEL_DATAW-1:0] r_y;
281
    logic r_y_valid;
282
    logic unsigned [R_X_COL_ADDR_WIDTH-1:0] r_x_col_idx_prev;
283
    always_ff @ (posedge clk) begin
284
             if(reset) begin
                     r_y <= 0;
286
                     r_y_valid <= 0;
287
                     r_x_col_idx_prev <= 0;
288
             end else if (enable) begin
289
                     r_x_col_idx_prev <=
290
        r_x_col_idx_epipelined[NUM_EGRESS_STAGE-1];
                      // By the time r_x_{col}idx is 3, pixel at idx 2 is already
291
        written with i_x
                      if(r_x_col_idx_prev !=
292
        r_x_col_idx_epipelined[NUM_EGRESS_STAGE-1] &&
                              r_x_col_idx_epipelined[NUM_EGRESS_STAGE-1] >=
293
        FILTER_SIZE &&
                              r_x_row_logical_idx_epipelined[NUM_EGRESS_STAGE-1]
294
        == R_X_ROWS - 1) begin
                              r_y <= y;
295
                              r_y_valid <= 1;
296
                      end else begin
297
                              r_y <= 0;
298
                              r_y_valid <= 0;
                      end
300
```

```
end
301
    end
302
303
   assign o_y = r_y;
304
    // Ready for inputs as long as receiver is ready for outputs
    assign o_ready = i_ready;
306
    assign o_valid = r_y_valid & i_ready;
307
308
    // End of your code
309
310
    endmodule
311
312
    313
314
    // Multiplier module for 8x8 multiplications + 8x8 multiplications
315
   module mult8x8p8x8 (
316
            input clk,
317
            input enable,
318
            input signed [7:0] i_filtera,
319
            input signed [8:0] i_pixela0,
320
            input signed [8:0] i_pixela1,
321
            input signed [7:0] i_filterb,
322
            input signed [8:0] i_pixelb,
323
            output logic signed [15:0] o_res
324
    );
325
326
   // Pipeline 0
327
    logic signed [8:0] i_pixela0_reg, i_pixela1_reg, i_pixelb_reg;
328
    logic signed [7:0] i_filtera_reg, i_filterb_reg;
329
    always_ff @(posedge clk) begin
330
            if(enable)begin
331
                    i_pixela0_reg <= i_pixela0;</pre>
332
                    i_pixela1_reg <= i_pixela1;</pre>
333
                    i_pixelb_reg <= i_pixelb;</pre>
334
                    i_filtera_reg <= i_filtera;</pre>
335
                    i_filterb_reg <= i_filterb;</pre>
336
            end
337
    end
338
339
    // Pipeline 1
340
   logic signed [9:0] i_pixela01_reg_reg;
341
   logic signed [8:0] i_pixelb_reg_reg;
```

```
logic signed [7:0] i_filtera_reg_reg, i_filterb_reg_reg;
    always_ff @ (posedge clk) begin
344
            if(enable) begin
345
                     i_pixela01_reg_reg <= i_pixela0_reg + i_pixela1_reg;</pre>
346
                     i_pixelb_reg_reg <= i_pixelb_reg;</pre>
347
                     i_filtera_reg_reg <= i_filtera_reg;</pre>
348
                     i_filterb_reg_reg <= i_filterb_reg;</pre>
349
            end
350
    end
351
352
   // Pipeline 2
353
    logic signed [9:0] i_pixela01_reg_reg_reg;
354
    logic signed [8:0] i_pixelb_reg_reg_reg;
355
    logic signed [7:0] i_filtera_reg_reg_reg, i_filterb_reg_reg_reg;
356
    always_ff @ (posedge clk) begin
357
            if(enable) begin
358
                     i_pixela01_reg_reg_reg <= i_pixela01_reg_reg;</pre>
359
                     i_pixelb_reg_reg_reg <= i_pixelb_reg_reg;</pre>
360
                     i_filtera_reg_reg_reg <= i_filtera_reg_reg;</pre>
361
                     i_filterb_reg_reg_reg <= i_filterb_reg_reg;</pre>
362
            end
363
    end
364
365
    // Pipeline 3
366
    always_ff @ (posedge clk) begin
367
            if(enable) begin
368
                    o_res <= i_pixela01_reg_reg_reg * i_filtera_reg_reg_reg +
369
        i_pixelb_reg_reg_reg * i_filterb_reg_reg_reg;
            end
370
    end
371
    endmodule
372
373
    374
375
   module pixelram #
376
377
            parameter FILTER_SIZE = 3,
378
            parameter PIXEL_DATAW = 8,
379
            parameter IMAGE_WIDTH = 512,
380
            parameter R_X_ROWS = FILTER_SIZE,
381
            parameter R_X_COL_ADDR_WIDTH = 10
383
```

```
(
384
            input clk,
385
            input reset,
386
            input enable,
387
            // RAM input, unregistered inside the module except for
388
        i\_read\_addr
            input [R_X_COL_ADDR_WIDTH-1:0] i_write_addr [R_X_ROWS-1:0],
389
            input i_write_enable [R_X_ROWS-1:0],
390
            input unsigned [PIXEL_DATAW-1:0] i_write_data [R_X_ROWS-1:0],
391
            input [R_X_COL_ADDR_WIDTH-1:0] i_read_addr, // registered inside
392
        the module
            // RAM output
393
            output unsigned [PIXEL_DATAW-1:0] o_read_data [R_X_ROWS-1:0] //
394
        registered, 3 rows of 1 pixel
   );
395
           // Wrap as RAM
396
            // 0: [] [] [] [] [] [] []
                                                                   512 + 2
397
            // 1: [] [] [] [] [] [] []
                                                                   512 + 2
398
            // 2: [] [] [] [] [] [] []
                                                                   512 + 2
399
            genvar gen_row;
400
            generate
401
                    for(gen_row=0; gen_row<R_X_ROWS; gen_row=gen_row+1) begin:</pre>
402
       pixel_ram_row
                            pixelrowram pixel_row_ram
403
404
                                    .clk(clk),
405
                                    .reset(reset),
406
                                    .enable(enable),
407
                                    // RAM input, unregistered
408
                                    .i_write_addr(i_write_addr[gen_row]),
409
                                    .i_write_enable(i_write_enable[gen_row]),
410
                                    .i_write_data(i_write_data[gen_row]),
411
                                    .i_read_addr(i_read_addr), // read 1 pixel
412
                                    // RAM output
413
                                    .o_read_data(o_read_data[gen_row]) //
414
        registered, 1 pixel
                            );
415
                    end
416
            endgenerate
417
    endmodule
418
    420
```

```
421
    module pixelrowram #
422
            parameter PIXEL_DATAW = 8,
424
             parameter IMAGE_WIDTH = 512,
            parameter R_X_COL_WIDTH = IMAGE_WIDTH + 2,
426
            parameter R_X_COL_ADDR_WIDTH = 10
427
    )
428
429
             input clk,
430
             input reset,
431
             input enable,
432
             // RAM input, unregistered inside the module except for
433
        i\_read\_addr
             input [R_X_COL_ADDR_WIDTH-1:0] i_write_addr,
434
             input i_write_enable,
435
             input unsigned [PIXEL_DATAW-1:0] i_write_data,
436
             input [R_X_COL_ADDR_WIDTH-1:0] i_read_addr, // registered inside
437
        the module
             // RAM output
438
             output logic unsigned [PIXEL_DATAW-1:0] o_read_data // registered
439
    );
440
             // Wrap as RAM
441
                                                                         512 + 2
             // 0: [] [] [] [] [] [] []
             // 2D array of registers for input pixels, row major
443
             // set_global_assignment -name
444
        ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS OFF
             logic unsigned [PIXEL_DATAW-1:0] mem [R_X_COL_WIDTH-1:0];
445
446
             logic [R_X_COL_ADDR_WIDTH-1:0] i_read_addr_reg;
447
448
             integer i;
449
             initial begin
450
                     for (i=0; i<R_X_COL_WIDTH; i=i+1) begin
451
                              mem[i] = 0;
452
                     end
453
             end
454
455
             always_ff @ (posedge clk) begin
456
                     if (enable) begin
457
                              i_read_addr_reg <= i_read_addr;</pre>
                     end
459
```

```
end
460
461
             always_ff @ (posedge clk) begin
462
                       if(enable) begin
463
                                if(i_write_enable) begin
464
                                          mem[i_write_addr] <= i_write_data;</pre>
465
                                end
466
                                o_read_data <= mem[i_read_addr_reg];</pre>
467
                       end
468
              end
469
    endmodule
470
```