
1 Routing Wire Length Study




The wire length is adjusted by modifying the segment length, while preserving the routing switch patterns so that there are switches at each switch box and connection box. The graph for minimum channel width, low-stress routing area per tile, and low-stress critical path delay all have a u-shape pattern. The u-shape of minimum channel width is not very obvious, and the minimum point is at wire length 2, then it increases as wire length increases. This is because the wires still occupy the channel width even after the signals are already tapped off at earlier switches. A single wire can only be driven by a single source at a time, so a new wire has to be used to fill the demand for a new wire. The longer the wire, the more routing channel width will be wasting. The minimum point for low-stress routing area per tile and critical path delay is at wire length 4. While at shorter wire length, delay and area is worse because of the frequent switches; while at longer wire length, the increase in delay is caused by the electrical characteristics of long wires and the increase in area is due to the increase in channel width.


According to the area-delay metrics, wire length 4 is the best choice.

2 Block to Routing Connectivity Study


2.1 Varying $F_{c_{\rm in}}$ and $F_{c_{\rm out}}$ for CLBs



2.2 Varying $F_{c_{\rm in}}$ and $F_{c_{\rm out}}$ for IOs



2.3 Varying $F_{c_{\rm in}}$ and $F_{c_{\rm out}}$ for CLBs with No Logical Equivalence



2.4 Discussions

The minimum channel width decreases as F_c increases in general. In all three cases, there is an obvious drop in minimum channel width when F_c is increased to 0.5 from 0.15. This shows that an inflexible logic pin to routing wire topology can greatly increase the minimum channel width. However, F_c is less important to the minimum channel width when it approaches 1 for the logical equivalence cases. On the other hand, it is still very important for the case when CLB pins are not logically equivalent, that an increase of F_c to 1.0 further reduces the minimum channel width by a lot. This shows that a flexible routing topology only benefits the minimum channel width to a certain degree, and the marginal benefit gradually diminishes as the topology becomes more flexible.

The low-stress critical path delay shows an increase when F_c is increased for CLBs, which can be explained by the electrical effect caused by the presence of more switches in the routing fabric. On the other hand, the trend for low-stress critical path delay is pretty flat when F_c is increased for IOs. This might be due to the fact that the critical path of the benchmarking circuits are not IO-related.

The low-stress routing area per tile shows a very similar pattern as that of the low-stress critical path delay. The area increases as F_c increases simply due to the increase in number

of switches in the connection box. This increase is not very obvious for the IO case possibly due to the fact that there are much fewer IO blocks than CLB blocks.

In all three scenarios, an $F_{\rm c}$ value of 0.15 gives the best area-delay metric.

3 Optimization Study

3.1 Experiments

			Low-stress		
ID	Description	Minimum Channel Width	Routing Area Per Tile	Critical Path Delay (ns)	Area-Delay
0	Best from Previous	58.4666	4655.2961	5.9126	27524.7706
1	0 + IO F _c to 0.1	58.3500	4609.5524	5.9052	27220.4599
2	1 + Convert 15% to upper metal layer	58.1854	4605.0165	5.7453	26457.2846
3	2 + Convert 25% to length 2 wire	55.7238	4785.3687	5.7220	27382.07816
4	3 + Reduce length 4 wire sb pattern	58.7281	4570.5540	5.6600	25869.1904
5	4 + Set switch block type to subset	59.0016	4549.3782	5.6815	25847.4652
6	4 + Set switch block type to universal	FAIL	FAIL	FAIL	FAIL
7	$egin{array}{lll} 4 & + & 40\% \ R_{ m metal} & 1.2x \ C_{ m metal} & { m for} \ { m length} \ 4 \ { m wire} \ \end{array}$	58.5280	4558.1312	5.6475	25741.9911
8	$4 + 2x R_{metal}$ $60\% C_{metal}$ for length 4 wire	58.1455	4536.0576	5.6685	25712.4674
9	$4+2x$ R_{metal} 60% C_{metal} for all wires, remove top metal layer	56.9904	4416.1154	5.6465	24935.4690

The table shows the list of architecture exploration experiments being performed and their corresponding QoR results, and a lot more results are omitted from the table. Different architectures are compared by taking the area-delay metric from the 5-seeded 8-circuits benchmark runs.

3.2 Discussions

Comparing to the base architecture which has an area-delay of 27524, the best architecture has only 24935. The architecture reduces the F_c from 0.15 to 0.1 for IO blocks. The reduction is aimed at reducing the number of switches required in the connection box for IO blocks. Reducing the connectivity does not seem to affect the minimum channel width probably because IO blocks are less congested with signals. The second architecture change is by redistributing 25% of length 4 wires to length 2 wires, while also reducing the switch box pattern for length 4 wires to "1 0 1 0 1". The area saving in switches used by the switch boxes outweighs the additional routing wires needed for detouring, which can also be relieved by the new shorter length 2 wires. The last architecture change is related to the electrical parameter, such that $C_{\rm metal}$ is 40% less at the cost of a doubled $R_{\rm metal}$ (by making the wire narrower and using the extra room to increase the spacing between wires). This boosted another few hundreds of area-delay metric. This electrical parameter was determined based from experiment sweeps. However, it is not clear why this actually boosts the area-delay.

4 Appendix

```
<!--
1
     Architecture with no fracturable LUTs
2
3
     - 40 nm technology
     - General purpose logic block:
       K = 6, N = 10
     - Routing architecture: L = 4, fc_in = 0.15, Fc_out = 0.15
     - Unidirectional (mux-based) routing
     Details on Modelling:
10
11
     Based on flagship k6\_frac\_N10\_mem32K\_40nm.xml architecture.
12
      architecture has no fracturable LUTs nor any heterogeneous blocks so it
       is simpler.
     The delays and areas are based on a mix of values from commercial 40 nm
13
     FPGAs with a comparable architecture and 40 nm interconnect and
14
     transistor models.
15
16
17
     Authors: Vaughn Betz, Jason Luu, Jeff Goeders
18
   --> <architecture>
19
20
     <!--
21
```

```
ODIN II specific config begins
          This part of the architecture file describes the "primitives"
23
          that exist in a device to the synthesis tool used to "elaborate"
          verilog into these primitives (which is called ODIN-II).
25
          Basic LUTs, I/Os and FFs are built into the language used by this
          flow (blif keywords .names, .input, .output and .latch), so they
27
          don't have to be described here.
28
29
          For this lab you are also given the benchmark netlists after
30
          synthesis is complete (in the blif directory), so you don't need
31
          to run ODIN II.
32
     -->
33
     <models>
34
     </models>
35
     <!-- ODIN II specific config ends -->
36
37
     <!-- Physical descriptions begin -->
38
     <layout>
39
       <auto_layout aspect_ratio="1.0">
40
           <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
41
           <perimeter type="io" priority="100"/>
42
           <corners type="EMPTY" priority="101"/>
           <!--Fill with 'clb'-->
44
           <fill type="clb" priority="10"/>
           </auto_layout>
46
   </layout>
47
48
     <device>
49
       <!-- Some area and timing parameters -->
50
       <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
51
       <!-- The grid_logic_tile_area below will be used for all blocks that do
52
        → not explicitly set their own (non-routing)
                   area; set to 0 since we explicitly set the area of all
53
       blocks currently in this architecture file.
54
           <area grid_logic_tile_area="0"/>
55
56
       <!-- All routing channels have the same width -->
57
       <chan_width_distr>
58
         <x distr="uniform" peak="1.000000"/>
59
         <y distr="uniform" peak="1.000000"/>
       </chan_width_distr>
61
```

```
62
       <!-- Define the switch block pattern (pattern of switches between
63
       → inter-tile routing wires) -->
       <switch_block type="wilton" fs="3"/>
64
       <!-- Set which switch to use for input connection blocks. Only affects
66
        → timing and area, not connectivity -->
       <connection_block input_switch_name="ipin_cblock"/>
67
     </device>
68
69
     <switchlist>
70
             <!-- VB: the mux_trans_size and buf_size data below is in minimum
71
              → width transistor *areas*, assuming the purple
                   book area formula. This means the mux transistors are about
72
     5x minimum drive strength.
                   The first stage of the buffer is 3x min drive strength to
73
       be reasonable given the large
                   mux transistors, and this gives a reasonable stage ratio of
74
       a bit over 5x to the second stage. -->
       <switch type="mux" name="routing_switch" R="551" Cin=".77e-15"</pre>
75
        \hookrightarrow Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740"
        → buf_size="27.645901"/>
     <!--switch ipin_cblock resistance set to yeild for 4x minimum drive</pre>
76
     \rightarrow strength buffer-->
           <switch type="mux" name="ipin_cblock" R="2231.5" Cout="0."</pre>
77
            → Cin="1.47e-15" Tdel="7.247000e-11" mux_trans_size="1.222260"
            → buf_size="auto"/>
           </switchlist>
78
79
     <segmentlist>
80
       <!-- VB & JL: using ITRS metal stack data, 96 nm half pitch wires,
81
        → which are intermediate metal width/space. Wires of this pitch will
        \rightarrow fit over a 90 nm
       high logic tile (which is about the height of a Stratix IV logic
82
       I'm using a tile length of 90 nm, corresponding to the length of a
83
    → Stratix IV tile if it were square.
       length below is in units of logic blocks, and Rmetal and Cmetal are
84
       per logic block passed.
85
86
       <!-- Currently only one type of routing wire, which
             is of length 4 and has switches to every connection
88
```

```
box (4 of them) and switch box (5 of them)
89
              it passes. -->
90
        <!-- Base: Rmetal="101" Cmetal="22.5e-15" -->
92
93
        <!-- Wires with double the Rmetal (2x), but 40\% (0.6x) less Cmetal (by
94
         → making the wire narrower and using the extra room to increase the
            spacing between wires) -->
        <segment freq="0.75" length="4" type="unidir" Rmetal="202"</pre>
95
         \hookrightarrow Cmetal="1.35e-14">
          <mux name="routing_switch"/>
96
          <sb type="pattern">1 0 1 0 1</sb>
97
          <cb type="pattern">1 1 1 1</cb>
98
        </segment>
99
100
        <!-- Wires with double the Rmetal (2x), but 40\% (0.6x) less Cmetal (by
101
        → making the wire narrower and using the extra room to increase the
            spacing between wires) -->
        <segment freq="0.25" length="2" type="unidir" Rmetal="202"</pre>
102
        \rightarrow Cmetal="1.35e-14">
          <mux name="routing_switch"/>
103
          <sb type="pattern">1 1 1</sb>
          <cb type="pattern">1 1</cb>
105
        </segment>
106
      </segmentlist>
107
108
      <complexblocklist>
109
110
        <!-- Define I/O pads begin -->
111
        <!-- Capacity is a unique property of I/Os, it is the maximum number of
112
        \rightarrow I/Os that can be placed at the same (X,Y) location on the FPGA -->
              <!-- Not sure of the area of an I/O (varies widely), and it's not
113
               → relevant to the design of the FPGA core, so we're setting it
               <pb_type name="io" capacity="8" area="0">
114
          <input name="outpad" num_pins="1"/>
115
          <output name="inpad" num_pins="1"/>
116
          <clock name="clock" num_pins="1"/>
117
118
          <!-- IOs can operate as either inputs or outputs.
119
                  The delay below are to and from registers in the I/O (and
120
        generally I/Os are registered today).
```

```
-->
121
          <mode name="inpad">
122
            <pb_type name="inpad" blif_model=".input" num_pb="1">
               <output name="inpad" num_pins="1"/>
124
            </pb_type>
            <interconnect>
126
               <direct name="inpad" input="inpad.inpad" output="io.inpad">
127
                 <delay_constant max="4.243e-11" in_port="inpad.inpad"</pre>
128
                 → out_port="io.inpad"/>
               </direct>
129
            </interconnect>
130
131
          </mode>
132
          <mode name="outpad">
133
            <pb_type name="outpad" blif_model=".output" num_pb="1">
134
               <input name="outpad" num_pins="1"/>
135
            </pb_type>
136
            <interconnect>
137
               <direct name="outpad" input="io.outpad" output="outpad.outpad">
138
                 <delay_constant max="1.394e-11" in_port="io.outpad"</pre>
139
                 → out_port="outpad.outpad"/>
               </direct>
140
            </interconnect>
141
          </mode>
142
143
          <!-- Every input pin is driven by 15% of the tracks in a channel,
144
           → every output pin drives 15% of the tracks in a channel -->
          <fc in_type="frac" in_val="0.1" out_type="frac" out_val="0.1"/>
145
146
          <!-- IOs go on the periphery of the FPGA in this
147
                architecture. Since I don't want to define four
148
                different physical I/Os for the left, right, top,
149
                and bottom sides just say each pin of the I/O
150
                block is accessible from all four sides so we can
151
                reach routing channels on some side of the block
152
                no matter which side of the chip we're on.
153
             -->
154
          <pinlocations pattern="custom">
155
            <loc side="left">io.outpad io.inpad io.clock</loc>
156
            <loc side="top">io.outpad io.inpad io.clock</loc>
157
            <loc side="right">io.outpad io.inpad io.clock</loc>
158
            <loc side="bottom">io.outpad io.inpad io.clock</loc>
159
```

```
160
161
          <!-- Place I/Os on the sides of the FPGA -->
162
          <!-- Not modeling I/O power for now -->
163
          <power method="ignore"/>
164
        </pb_type>
165
        <!-- Define I/O pads ends -->
166
167
        <!-- Define general purpose logic block (CLB) begin -->
168
              <!-- Area below is for everything inside the
169
                     logic block (LUTs, FFs, intra-cluster
170
                     routing).
171
                -->
172
        <pb_type name="clb" area="15000">
173
          <!-- We have a full crossbar between the cluster inputs and the
174
               LUT inputs, so the router can route to *any* input or from
175
                *any* output on the logic block. Hence mark the logic block
176
                inputs as fully logically equivalent (swappable by the router)
177
        and also the
                logic block outputs as logically equivalent, which means
178
                they can also be swapped by the router.
179
          <input name="I" num_pins="33" equivalent="full"/>
181
          <output name="0" num_pins="10" equivalent="full"/>
          <clock name="clk" num_pins="1"/>
183
184
          <!-- The logic block pins can connect to 15% of the wires passing by
185
                in the adjacent channel, and the pins are evenly spread
186
               across all 4 sides of the logic block. Each pin appears on one
187
        side. -->
188
          <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15"/>
189
          <pinlocations pattern="spread"/>
190
191
192
          <!-- Describe basic logic element.
193
                 Each basic logic element has a 6-LUT that can be optionally
194
        registered
            -->
195
          <pb_type name="fle" num_pb="10">
196
            <input name="in" num_pins="6"/>
197
```

237

```
<output name="out" num_pins="1"/>
198
            <clock name="clk" num_pins="1"/>
199
            <!-- 6-LUT mode definition begin -->
200
            <mode name="n1_lut6">
201
               <!-- Define 6-LUT mode -->
202
               <pb_type name="ble6" num_pb="1">
203
                 <input name="in" num_pins="6"/>
204
                 <output name="out" num_pins="1"/>
205
                 <clock name="clk" num_pins="1"/>
206
207
                 <!-- Define LUT -->
208
                 <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
209
                   <input name="in" num_pins="6" port_class="lut_in"/>
210
                   <output name="out" num_pins="1" port_class="lut_out"/>
211
                   <!-- LUT timing using delay matrix -->
212
                   <!-- Real LUTs have different delays per input
213
                         but since VPR's router does not exploit
214
                         that by changing which signal goes to which
215
                         LUT input we'll make all the LUT
216
                         delays the same to reduce CAD noise.
217
                        -->
218
                   <delay_matrix type="max" in_port="lut6.in"</pre>

    out_port="lut6.out">

                     200e-12
220
                     200e-12
221
                     200e-12
222
                     200e-12
223
                     200e-12
224
                     200e-12
225
                   </delay_matrix>
226
                 </pb_type>
227
228
                 <!-- Define flip-flop -->
229
                 <pb_type name="ff" blif_model=".latch" num_pb="1"
230

    class="flipflop">

                   <input name="D" num_pins="1" port_class="D"/>
231
                   <output name="Q" num_pins="1" port_class="Q"/>
232
                   <clock name="clk" num_pins="1" port_class="clock"/>
233
                   <T_setup value="66e-12" port="ff.D" clock="clk"/>
234
                   <T_clock_to_Q max="124e-12" port="ff.Q" clock="clk"/>
235
                 </pb_type>
236
```

```
<!-- many lines below to describe the interconnect
238
                      wires, muxes and crossbars inside a cluster.
239
                 <interconnect>
241
                   <direct name="direct1" input="ble6.in" output="lut6[0:0].in"/>
242
                   <direct name="direct2" input="lut6.out" output="ff.D">
243
                     <!-- Advanced user option that tells CAD tool to find
244
                     → LUT+FF pairs in netlist
                           and make sure it packs them together -->
245
                     <pack_pattern name="ble6" in_port="lut6.out"</pre>
246
                     → out_port="ff.D"/>
                   </direct>
247
                   <direct name="direct3" input="ble6.clk" output="ff.clk"/>
248
                   <mux name="mux1" input="ff.Q lut6.out" output="ble6.out">
249
                     <!-- LUT to output is faster than FF to output on a Stratix
250
                     → IV -->
                     <delay_constant max="25e-12" in_port="lut6.out"</pre>
251

    out_port="ble6.out"/>

                     <delay_constant max="45e-12" in_port="ff.Q"</pre>
252
                     → out_port="ble6.out"/>
                   </mux>
253
                </interconnect>
              </pb_type>
255
              <interconnect>
256
                 <direct name="direct1" input="fle.in" output="ble6.in"/>
257
                 <direct name="direct2" input="ble6.out" output="fle.out[0:0]"/>
258
                 <direct name="direct3" input="fle.clk" output="ble6.clk"/>
259
              </interconnect>
260
            </mode>
261
            <!-- 6-LUT mode definition end -->
262
          </pb_type>
263
          <interconnect>
264
            <!-- We use a full crossbar to get logical equivalence at inputs of
265
             \hookrightarrow CLB
                           The delays below come from Stratix IV. the delay
266
        through a connection block
                           input mux + the crossbar in Stratix IV is 167 ps. We
267
        already have a 72 ps
                           delay on the connection block input mux (modeled by
268
        Ian Kuon), so the remaining
                           delay within the crossbar is 95 ps.
269
```

```
The delays of cluster feedbacks in Stratix IV is 100
270
        ps, when driven by a LUT.
                           Since all our outputs LUT outputs go to a BLE output,
271
        and have a delay of
                           25 ps to do so, we subtract 25 ps from the 100 ps
272
        delay of a feedback
                           to get the part that should be marked on the
273
        crossbar.
                            -->
            <complete name="crossbar" input="clb.I fle[9:0].out"</pre>
274

    output="fle[9:0].in">

               <delay_constant max="95e-12" in_port="clb.I"</pre>
275
               → out_port="fle[9:0].in"/>
              <delay_constant max="75e-12" in_port="fle[9:0].out"</pre>
276
               → out_port="fle[9:0].in"/>
            </complete>
277
            <complete name="clks" input="clb.clk" output="fle[9:0].clk">
278
            </complete>
279
280
            <!-- The BLE outputs are directly connected to the
281
                  CLB (cluster) outputs.
282
               -->
283
            <direct name="clbouts1" input="fle[9:0].out" output="clb.0"/>
          </interconnect>
285
286
287
          <!-- Place this general purpose logic block in any unspecified column
288
           </pb_type>
289
        <!-- Define general purpose logic block (CLB) ends -->
290
291
      </complexblocklist>
292
293
      <!-- data below gives extra information about the logic
294
            block and clock network electrical properties needed
295
           for power analysis.
296
       -->
297
      <power>
298
        <local_interconnect C_wire="2.5e-10"/>
299
        <mux_transistor_size mux_transistor_size="3"/>
300
        <FF_size FF_size="4"/>
301
        <LUT_transistor_size LUT_transistor_size="4"/>
302
      </power>
303
```

Lichen Liu 1001721498

Assignment 4

ECE 1756H December 8, 2022