MIPS Reference Sheet

INSTSTRUCTION SET (SUBSET)

I									
I	Name (format, op, funct)	Syntax		Operation					
I	add (R,0,32)	add	rd,rs,rt	reg(rd) := reg(rs) + reg(rt);					
I	add immediate (I,8,na)	addi	rt,rs,imm	reg(rt) := reg(rs) + signext(imm);					
I	add immediate unsigned (I,9,na)	addiı	ı rt,rs,imm	reg(rt) := reg(rs) + signext(imm);					
I	add unsigned (R,0,33)	addu	rd,rs,rt	reg(rd) := reg(rs) + reg(rt);					
I	and (R,0,36)	and	rd,rs,rt	reg(rd) := reg(rs) & reg(rt);					
I	and immediate (I,12,na)	andi	rt,rs,imm	reg(rt) := reg(rs) & zeroext(imm);					
I	branch on equal (I,4,na)	beq	rs,rt,label	if reg(rs) == reg(rt) then PC = BTA else NOP;					
I	branch on not equal (1,5,na)	bne	rs,rt,label	if reg(rs) != reg(rt) then PC = BTA else NOP;					
I	jump and link register (R,0,9)	jalr	rs	\$ra := PC + 4; PC := reg(rs);					
I	jump register (R,0,8)	jr	rs	PC := reg(rs);					
I	jump (J,2,na)	j	label	PC := JTA;					
I	jump and link (J,3,na)	jal	label	\$ra := PC + 4; PC := JTA;					
I	load byte (I,32,na)	1b	rt,imm(rs)	reg(rt) := signext(mem[reg(rs) + signext(imm)] _{7:0});					
I	load byte unsigned (I,36,na)	lbu	rt,imm(rs)	reg(rt) := zeroext(mem[reg(rs) + signext(imm)] _{7:0});					
I	load upper immediate (I,15,na)	lui	rt,imm	reg(rt) := concat(imm, 16 bits of 0);					
I	load word (I,35,na)	lw	rt,imm(rs)	reg(rt) := mem[reg(rs) + signext(imm)];					
I	multiply, 32-bit result (R,28,2)	mul	rd,rs,rt	reg(rd) := reg(rs) * reg(rt);					
I	nor (R,0,39)	nor	rd,rs,rt	reg(rd) := not(reg(rs) reg(rt));					
I	or (R,0,37)	or	rd,rs,rt	reg(rd) := reg(rs) reg(rt);					
I	or immediate (I,13,na)	ori	rt,rs,imm	reg(rt) := reg(rs) zeroext(imm);					
I	set less than (R,0,42)	slt	rd,rs,rt	reg(rd) := if reg(rs) < reg(rt) then 1 else 0;					
I	set less than unsigned (R,0,43)	sltu	rd,rs,rt	reg(rd) := if reg(rs) < reg(rt) then 1 else 0;					
I	set less than immediate (I,10,na)	slti	rt,rs,imm	reg(rt) := if reg(rs) < signext(imm) then 1 else 0;					
l	set less than immediate	slti	ı rt,rs,imm	reg(rt) := if reg(rs) < signext(imm) then 1 else 0;					
I	unsigned (I,11,na)								
I	shift left logical (R,0,0)	sll		reg(rd) := reg(rt) << shamt;					
I	shift left logical variable (R,0,4)	sllv	rd,rt,rs	$reg(rd) := reg(rt) << reg(rs_{4:0});$					
I	shift right arithmetic (R,0,3)	sra		reg(rd) := reg(rt) >>> shamt;					
I	shift right logical (R,0,2)	srl		reg(rd) := reg(rt) >> shamt;					
I	shift right logical variable (R,0,6)	srlv		$reg(rd) := reg(rt) >> reg(rs_{4:0});$					
I	store byte (I,40,na)	sb	rt,imm(rs)	$mem[reg(rs) + signext(imm)]_{7:0} := reg(rt)_{7:0}$					
I	store word (I,43,na)	sw	rt,imm(rs)	mem[reg(rs) + signext(imm)] := reg(rt);					
I	subtract (R,0,34)	sub	rd,rs,rt	reg(rd) := reg(rs) - reg(rt);					
I	subtract unsigned (R,0,35)	subu	rd,rs,rt	reg(rd) := reg(rs) - reg(rt);					
I	xor (R,0,38)	xor	rd,rs,rt	reg(rd) := reg(rs) ^ reg(rt);					
I	xor immediate (I,14,na)	xori	rt,rs,imm	reg(rt) := rerg(rs) ^ zeroext(imm);					
1									

PSEUDO INSTRUCTIONS (SUBSET)

Name		ple	Equivalent Basic Instructions				
load address	la	\$t0,label		<pre>\$at,hi-bits-of-address \$t0,\$at,lower-bits-of-address</pre>			
load immediate	li	\$t0,0xabcd1234		<pre>\$at,0xabcd \$t0,\$at,0x1234</pre>			
branch if less or equal	ble	\$t0,\$t1,label		<pre>\$at,\$t1,\$t0 \$at,\$zero,label</pre>			
move	move	\$t0,\$t1	addi	\$t0,\$t1,\$zero			
no operation	nop		sll	\$zero,\$zero,0			

ASSEMBLER DIRECTIVES (SUBSET)

data section	.data	
ASCII string declaration	.ascii	"a string
word alignment	.align	2
word value declaration	.word	99
byte value declaration	.byte	7
global declaration	.global	foo
allocate X bytes of space	.space	
code section	.text	

INSTRUCTION FORM	ΑТ
------------------	----

INSTRUCTION FORMAL												
	31	26	25 2:	2	0 16	15	11	10	6	5		0
R-Type	ор		rs		rt	r	rd	sham	ıt		funct	
	6 bits		5 bits		5 bits	5 I	bits	5 bit	s		6 bits	_
	31	26	25 21	2	0 16	15						0
I-Type	ор		rs		rt	immediate						
	6 bits		5 bits		5 bits			16 b	its			
	31	26	25									0
J-Type	ор					address						
3-1 ype	6 bits			26 bits								

REGISTERS

Name	Number	Description
\$0, \$zero	0	constant value 0
\$at	1	assembler temp
\$v0	2	function return
\$v1	3	function return
\$a0	4	argument
\$a1	5	argument
\$a2	6	argument
\$a3	7	argument
\$t0	8	temporary value
\$t1	9	temporary value
\$t2	10	temporary value
\$t3	11	temporary value
\$t4	12	temporary value
\$t5	13	temporary value
\$t6	14	temporary value
\$t7	15	temporary value
\$s0	16	saved temporary
\$s1	17	saved temporary
\$s2	18	saved temporary
\$s3	19	saved temporary
\$s4	20	saved temporary
\$s5	21	saved temporary
\$s6	22	saved temporary
\$s7	23	saved temporary
\$t8	24	temporary value
\$t9	25	temporary value
\$k0	26	reserved for OS
\$k1	27	reserved for OS
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address

Definitions

- Jump to target address: JTA = concat((PC + 4)_{31:28}, address(label), 00₂)
- Branch target address: BTA = PC + 4 + imm * 4

Clarifications

- All numbers are given in decimal form (base 10).
- Function signext(x) returns a 32-bit sign extended value of x in two's complement form.
- Function zeroext(x) returns a 32-bit value, where zero are added to the most significant side of x.
- Function concat(x, y, ..., z)
 concatenates the bits of expressions
 x, y, ..., z.
- Subscripts, for instance X_{8:2}, means that bits with index 8 to 2 are spliced out of the integer X.
- Function address(x) means the address of label x.
- NOP and na means "no operation" and "not applicable", respectively.
- shamt is an abbreviation for "shift amount", i.e. how much bit shifting that should be done.