
32-bit CPU Implemented on an FPGA

Wyatt Lien

Jesse Coma

Fahim Ghani

Sundeep Kaler



EE 4323 Computer Engineering Design Project

NYU Tandon School of Engineering

Contents

| 1 | Intr | roduction | 3 |
|----------|----------------|--|----|
| 2 | \mathbf{Spe} | ecifications | 6 |
| | 2.1 | Instruction Set | 6 |
| | 2.2 | Datapath | 8 |
| | | 2.2.1 Branch | 10 |
| | | 2.2.2 Jump | 11 |
| | | 2.2.3 Load/Store Word | 12 |
| | | 2.2.4 ALU Instructions with Forwarding | 12 |
| 3 | Imp | plementation | 13 |
| | 3.1 | Design Structure | 13 |
| | 3.2 | GPR | 14 |
| | 3.3 | ALU | 15 |
| | 3.4 | Control Unit | 17 |
| | 3.5 | Datapath | 18 |
| | 3.6 | Memory Unit | 19 |
| 4 | Tes | t Program, Simulations, and Results | 20 |
| | 4.1 | Assembly Code | 20 |
| | 4.2 | Simulation Results | 24 |
| | | 4.2.1 Functional Simulation | 24 |

| | 4.3 | FPGA Implementation | 26 |
|---|-----|-----------------------------|----|
| | 4.4 | Post-Place-and-Route Report | 27 |
| 5 | Cor | nclusion | 31 |
| 6 | Bib | liography | 31 |
| 7 | Apj | pendix | 32 |
| | 7.1 | Implementation.vhd | 32 |
| | 7.2 | Datapath.vhd | 34 |
| | 7.3 | GPR.vhd | 40 |
| | 7.4 | ALU.vhd | 44 |
| | 7.5 | Control.vhd | 60 |
| | 7.6 | Memory_Unit.vhd | 63 |
| | 77 | Constraints File | 60 |

Abstract

An FPGA (Field Programmable Gate Array) was programmed to work as a 32-bit-processor loosely based on the R2000 microprocessor chip set. This processor is a CPU (Central Processing Unit) that interprets instructions from the MIPS (Microprocessor without Interlocked Pipeline Stages) I instruction set. The processor is fully pipelined and supports some data forwarding. The program is written in VHDL (Very high speed IC Hardware Description Language). The processor was implemented on a Diligent Nexys 4 FPGA. The processor was tested using a MIPS assembly program that counts instances of a number in an array. The test program was successful, and made use of various branch, load, store, arithmetic, and jump type instructions.

1 Introduction

VHDL is a hardware description language used to design electronic systems such as FPGAs or ICs (Integrated Circuits). The language provides a text model to describe logic circuits and simulate an interface with the logic. This project was done with the intention of helping model the MIPS I architecture in a way that can help visualize a 32-bit processor from a higher level of programming. The code, written in VHDL, translates directly to logic circuits.

VHDL is also useful in it being a parallel programming language, meaning the logic works as it would in parallel computer architecture. If desired, actions within the same process can performed at the same time, especially useful for Boolean logic. The other advantage to VHDL is that the simulations, like mentioned earlier, benefit the debugging and testing process. A testbench file can be created to streamline the process of synthesizing code

without directly routing to an FPGA.

MIPS is a reduced instruction set computer (RISC) instruction set architecture, developed and implemented on the R2000 32-bit processor in 1986. RISC allows for fewer cycles per instruction than otherwise. This means that the instructions themselves are made simple, rather than larger sets of more complex instructions. In this project, we have implemented instructions from the MIPS I instruction set.

The instructions are processed through the technique of pipelining, which maintains instruction parallelism by introducing stages. Pipelining attempts to divide the work involved with every instruction into sequential steps. As a result, different steps of different instructions can be worked on at the same time, effectively increasing the throughput of the CPU. The RISC architecture consists of five steps:

- Instruction Fetch (IF)
- Instruction Decode and Register Fetch (ID)
- Execute (EX)
- Memory Access (MEM)
- Register Write Back (WB)

Together, the operations are known as the datapath. In the Instruction Fetch (IF) stage, the Program Counter (PC), a register, holds the address of the current instruction being read from memory. While that instruction is sent to the Instruction Cache, the PC predicts the address of the next instruction by incrementing the PC by 4. All instructions are 4

bytes (32 bits) long. Each instruction contains a 6-bit opcode that labels the signal, which is read during the Instruction Decode (ID) stage. The opcode is read and the registers being pointed to by the instructions are read by the CPU. After the registers are accessed, during the Execution (EX) stage, the ALU performs a logical or arithmetic operation, depending on the task. If there is a jump or branch instruction given, in which the PC is incremented to set amounts in order to fetch instructions further in instruction memory. If needed, during the Memory (MEM) stage, memory is accessed to perform operations. In the final stage, the Writeback (WB) stage, the register files are updated with the new information computed during the pipelined cycle. Once this operation is completed, the cycle repeats and the CPU moves back to IF, ready to compute the next instruction.

The datapath is created by connecting multiple blocks in hardware, connected by signals carrying instructions and data. The blocks include the ALU, the GPR, the memory unit, the control unit, as well as many other registers. In this project, a simple program is written that can be executed by the CPU. The program can be stored in the memory unit as a set of multiple instructions which will result in an output that can be displayed on an FPGA. Our memory unit consists of two separate memory areas: a program instruction rom, and a data memory ram.

2 Specifications

2.1 Instruction Set

The instructions supported by our processor are presented in the following tables, separated into their respective functions. This is not the full MIPS I Architecture instruction set, but rather a shortened version, given this project's time frame:

| Instruction | Mnemonic | Opcode/Function | Syntax | Operation |
|---------------------------------|----------|-----------------|-----------------|------------------|
| Add | add | 100000 | f \$d, \$s, \$t | d = s + t |
| Add Unsigned | addu | 100001 | f \$d, \$s, \$t | d = s + t |
| Add Immediate | addi | 001000 | f \$d, \$s, i | d = s + Imm |
| Add Immediate Unsigned | addiu | 001001 | f \$d, \$s, i | d = s + Imm |
| And | and | 100100 | f \$d, \$s, \$t | \$d = \$s & \$t |
| And Immediate | andi | 001100 | f \$d, \$s, i | \$t = \$s & Imm |
| Nor | nor | 100111 | f \$d, \$s, \$t | d = !(\$s - \$t) |
| Or | or | 100101 | f \$d, \$s, \$t | \$d = \$s — \$t |
| Or Immediate | ori | 001101 | f \$d, \$s, i | t = s - Imm |
| Shift Left Logical | sll | 000000 | f \$d, \$t, a | d = t << a |
| Shift Left Logical Variable | sllv | 000100 | f \$d, \$t, \$s | d = t << |
| Shift Right Arithmetic | sra | 000011 | f \$d, \$t, a | d = t >> a |
| Shift Right Arithmetic Variable | srav | 000111 | f \$d, \$t, \$s | d = t >> s |
| Shift Right Logical | srl | 000010 | f \$d, \$t, a | |

| Shift Right Logical Variable | srlv | 000110 | f \$d, \$t, \$s | d = t >>> s | J |
|------------------------------|------|--------|-----------------|-----------------------------|---|
| Subrtract | sub | 100010 | f \$d, \$s, \$t | d = s - t | |
| Subtract Unsigned | subu | 100011 | f \$d, \$s, \$t | d = s - t | |
| Xor | xor | 100110 | f \$d, \$s, \$t | $d = s^ \$ | |
| Xor Immediate | xori | 001110 | f \$d, \$s, i | $d = s^ \operatorname{Imm}$ | |

Table 1: Arithmetic and Logical Instructions

| Instruction | Mnemonic | Opcode/ Function | Syntax | Operation |
|-----------------------------|----------|------------------|-----------------|------------------|
| Set on < | Slt | 101010 | f \$d, \$s, \$t | \$d = (\$s; \$t) |
| Set on < Unsigned | sltu | 101001 | f \$d, \$s, \$t | |
| Set on < Immediate | slti | 001010 | f \$d, \$s, i | |
| Set on < Immediate Unsigned | sltiu | 001001 | f \$d, \$s, i | |

 ${\bf Table\ 2:\ Comparison\ Instructions}$

| Instruction | Mnemonic | Opcode/ Function | Syntax | Operation |
|-----------------------|----------|------------------|-------------------|------------------------------|
| Branch on Equal | beq | 000100 | o \$s, \$t, label | if ($s == t$) pc += i << 2 |
| Branch on > Zero | bgtz | 000111 | o \$s, label | if ($s > 0$) pc += i << 2 |
| Branch on \leq Zero | blez | 000110 | o \$s, label | if ($s <= 0$) pc += i << 2 |
| Branch on Not Equal | bne | 000101 | o \$s, \$t, label | if ($s != t$) pc += i << 2 |

Table 3: Branch Instructions

| Instruction | Mnemonic | Opcode/ Function | Syntax | Operation |
|-------------|----------|------------------|---------|--------------|
| Jump | j | 000010 | o label | pc += i << 2 |

Table 4: Jump Instructions

| Instruction | Mnemonic | Opcode/ Function | Syntax | Operation |
|-------------|----------|------------------|----------------|-----------------------------|
| Load Word | lw | 100011 | o \$t, i (\$s) | t = MEM [s + i]:4 |
| Store Word | sw | 101011 | o \$t, i (\$s) | MEM [$\$s + i$]:4 = $\$t$ |

Table 5: Load/Store Instructions

2.2 Datapath

This section will discuss the details of the datapath architecture used. The pipelined implementation is based off a basic bare-bones MIPS pipeline architecture that uses partial data forwarding and delayed branches. The forwarding unit was added to the pipelined datapath, which is shown below.

As can be seen (and as was specified earlier), there are five stages in the datapath. These are: instruction fetch, instruction decode, execute, memory, and write back. The main




Figure 1: Pipelined Datapath Diagram

difference between the unpipelined and this pipelined architecture is that more than one instruction is being processed at a time. This allows an instruction to be fetched every clock cycle. The registers at each stage retain information about the instruction at each stage. These registers are enumerated, i.e. there is an IR2, IR3, etc. The hardware shown in this datapath can execute load words, store words, branches, arithmetic operations, and jumps. The inputs and outputs to the datapath (to and from the memory unit) are shown. The details will be discussed further in the implementation section. Here only an overview is given. The same goes for the control signals to the multiplexers (which are not shown in the datapath). It can be seen that PC goes through AB1 (address bus 1) to the memory unit, and the instruction is fetched and comes back on IB1 (instruction bus 1). DB2 carries the output of the ALU to be stored to memory. DB3 retrieves data from memory at the address provided to the memory unit by AB2. A control signal "memwrite" tells the memory when to write to the address at AB2. All control signals are generated by passing the values of the instruction registers to the control unit. From this data it decides which control signals to output. The ALU similarly takes in the opcode and function bits of IR3 to decide what operation to perform. It has an output "branch" signal that is set after a compare and tells the control unit if it should execute the branch or not in branch instructions.

2.2.1 Branch

Because a branch statement must resolve a condition (i.e. branch if equal to must compare if the contents of two registers are the same), it can only be taken after the EX stage has completed because the Boolean result of the condition is computed in the ALU. The condition sets the bit that determines whether or not to take the branch, and here that bit is stored in register 4.Zero. Thus, because this take three clock periods, and instructions are being fetched every clock period, instructions that might affect the contents of certain registers, the branch must be delayed. Two no-ops (NOP instructions) or unrelated instructions must be executed after each branch, hence a delayed branch. The NPC registers are used to store the program counter at the time the branch is calculated, and the offset is added to this value, which is the purpose of the adder in the EX stage. There is also a subtractor in the EX stage. The purpose of this subtractor is to subtract 2 from the offset, because due to the implementation, the offset itself was offset by 2 from what it was needed to be. This allows for branches to execute exactly as they are described in the MIPS instruction set.

2.2.2 Jump

Jump does not use the same registers that branching does because there is no condition. The jump must compute the address to jump to using the instruction register and the top bits of the program counter. Hence MUX1 chooses between signals based on whether the instruction is jump, branch and other. For consistency we used the IR4 register to generate the control signal for this, as that is where branch is decided. Jumps could in theory be done without any no-op instructions following them. to keep a logical control signal, this is kept to that format. This requires two no-ops following a jump. The 26 LSBs of IR4 are shifted right twice (multiplied by 2) and the 4 MSBs of PC are used. This is how it is implemented in the MIPS architecture. Hence jumps are also delayed and four NOPs are used before the jump is taken.

2.2.3 Load/Store Word

Load word and store word both contain an offset in the instruction format which is used to compute the address of the memory address to store to or load from. This address is computed in the ALU, which chooses the register value in the Imm3 register through MUX3. For store words, DB2 (data bus 2) carries the data to be stored, and AB2 (address bus 2) carries the address to store to. For load words, only AB2 is used, and the value in memory comes back on DB3 which goes to MDR5 (the memory data register). Because load words load a value to a register, and so can results of ALU operations, MUX4 is needed, and this register write data is carried to the GPR. Because an instruction that uses the register that the load word loads data into might be used by the instructions being fetched while load word executes, and forwarding was not implemented for loads, the pipeline is stalled while the load word executes. This means, just as with branching, four NOPs are executed after a load word. This is not the case with store word as store word just writes data into memory and doesn't change register values.

2.2.4 ALU Instructions with Forwarding

Any instruction that uses the ALU uses the A and B registers (shown as A3 and B3 because EX is the third stage) which get their values based on the registers specified in the instruction (Rs and Rt fields of the instruction). This is handled by the GPR. All ALU instructions (not the same as those that use the ALU), such as add, subtract, shift, etc. use data forwarding. Observing the datapath, it can be seen that MEM to EX forwarding is

accomplishing by connecting ALU4 to MUX3 and MUX5, which supply the A and B values to the ALU. The logic for the forwarding is straightforward, as the register fields of 3.IR and 4.IR need to be compared, namely the register that 4.IR stores to (either Rd or Rt), and the ones 3.IR uses (Rs or Rt). Again, this isn't a full implementation of forwarding (as this forwarding doesn't include forwarding for loading and storing), but due to the circumstances, this was what was able to be implemented. The forwarding for loading and storing would also be straightforward, and would require WB to MEM forwarding and WB to EX forwarding.

3 Implementation

3.1 Design Structure

The top module is the implementation file, which takes all inputs as switches and buttons and displays all outputs on the LEDs of the Nexys board. The inputs for the top module are the clock and pins the FPGA board. The clock is defined by a 10ns constraint; adequate for each cycle to take enough time to complete its stage in the pipeline. The bottom button is used as a reset. The last 32 bits written to memory will be displayed on the 16 LEDs on the FGPA. This conveniently allows for any program output to be displayed by using a single store word instruction. The top button chooses whether to display the leftmost or rightmost 16 bits. A special condition was hardwired into the design for use in the demonstration and test program. When the reset (down) button is pressed, the value encoded by the switches is loaded to the position 0x1c in data memory. This will be discussed further in the test

program section.

3.2 GPR




Figure 2: GPR Block Diagram

The GPR is the general purpose registers block, which holds all data needed for the program to hold while it is running. The registers will be in an array of 32, each holding 32 bits. The first two registers, R0 and R1, cannot be written to and hold the values for 0 and 1, respectively. The inputs for this file are the clock, read/write signals, and a data signal. Two registers can be read from, each indicated by a 5-bit signal, readreg1 and readreg2. One register can be written to, indicated by a 5-bit signal, writereg. The data being written to

a register is defined by the input signal writedata. To know if the register is being read or written to, we can read the 1-bit input signal regwrite. The outputs of this block are two 32-bit signals, A and B. Each of these signals are data accessed from registers, depending on the instruction called by the ALU.

3.3 ALU




Figure 3: ALU Block Diagram

The ALU is the arithmetic logic unit, which takes care of all arithmetic instruction computing. The ALU will read the opcode (and function bits for r format instructions) for each input and perform a process based on the instruction. These include arithmetic, logical, shift, branch, jump, and load/store functions. The ALU does the bulk of the work of the

program for each type of instruction. Referring back to our instruction sets, the ALU will read the opcode to know which instruction set to look at. After reading the opcode, the funct code will tell the ALU which instruction to look at. Depending on the instruction, the ALU will work with unsigned or signed arithmetic and even account for overflow. All instructions are carried out within the ALU. Other inputs to the ALU are the A and B 32-bit input data signals. The ALU will read from each of these, depending on the instruction, but will always need to load and store. The outputs from the ALU include the branch signal. In the case of a branch statement this signal tells the control unit to either perform the branch and change PC or continue operation as usual. This method was chosen rather than setting a zero flag as most implementations do. The overflow bit was initially programmed into the ALU but we did not make use of it in the datapath. The carryout bit is similar with arithmetic operations that exceed the upper limit of 32 bits. It is also not used by the datapath.

3.4 Control Unit




Figure 4: Control Unit Block Diagram

The control unit is necessary for gathering all necessary signals that connects the ALU to the memory and the registers. Once the CPU reads the inputs, the control unit breaks up the 32-bit signals into the several codes, which will be sequentially taken care of in the pipeline. The input signals for the control unit are the instruction signals that will be read from memory, IR2 to IR5, as well as the branch bit from the ALU. The outputs for the control unit are loadsel, regwrite, asel, readwrite, pcsel, bsel, and reselect. Each of these signals is given a value depending on the instructions being read. For example, if a register needs to be written to, we would assign a value of 1 to regwrite. Not every instruction needs

to a signal to be selected, so the control unit only turns on the signal for those instructions that are necessary.

3.5 Datapath




Figure 5: Datapath Block Diagram

The datapath is the upper module for the ALU, the GPR, and the Control Unit. The datapath takes the inputs from the top module and communicates it to the other parts of the CPU. The datapath itself is the entire diagram outline in the pipeline diagram, connecting different blocks of the CPU and serves a similar purpose in the hardware and code here, as well. The datapath holds the Program Counter register as well, which will hold the instructions in place, allowing the data to move throughout the pipeline at the correct times,

according to the clock. The datapath represents the entire pipeline and the data forwarding that occurs during the instruction cycle. The datapath also holds the reset for the program, which would clear all registers to the default values.

3.6 Memory Unit




Figure 6: Memory Unit Block Diagram

The memory unit holds the instruction memory and the data memory of the program.

The instruction memory is a hard-coded ROM that holds the instructions that will be fed into the pipeline. Data memory is a separate RAM that can be written to by programs.

The instructions are written by the user and stored in the memory unit and can be used as

a simple program. The memory unit holds all registers for which the ALU will be storing data that is processed after an instruction has been carried out. The last piece of data written to memory will be displayed on the FPGA's LEDs. The memory unit itself does not process any of the data, but outputs data to and takes it back in from the datapath. The memory unit inputs are the instruction address (IB1), the address of the data that needs to be accessed (AB2), the data being written (DB2), a bit to enable the write, and a bit to enable a clear. The clear was disconnected when it became clear that it was wiping the data memory when the program begins. For programs that actually do need a clear, it can be reconnected. Because our test program requires a hard-coded array, the clear must remain disconnected. The outputs of the memory unit are the instruction being fetched (IB1) and the data being accessed (DB3).

4 Test Program, Simulations, and Results

4.1 Assembly Code

The test program that was implemented on the FPGA is an algorithm to count the number of instances of a particular number in an array. For example, if the array hypothetically holds 4, 5, 4, 1, 9, 5, 0, 0, , 0 and the target value is 4, the program will output 2, the number of instances it found. When implemented on the FPGA, the value in memory is shown using the LED array. The assembly code for the test program is shown below.

| PC | Instruction | Fields |
|----|-------------|--------|
|----|-------------|--------|

| 0 | LW | R2, 1C(R0) |
|----|------|-------------|
| 4 | ADD | R6, R0, R0 |
| 8 | ADD | R3, R0, R0 |
| С | ADDI | R4, R0, R15 |
| 10 | LW | R5, 0(R3) |
| 14 | NOP | |
| 18 | NOP | |
| 1C | NOP | |
| 20 | NOP | |
| 24 | ADDI | R3, R3, R1 |
| 28 | BEQ | R5, R2, F |
| 2C | NOP | |
| 30 | NOP | |
| 34 | NOP | |
| 38 | NOP | |
| 3C | BNE | R3, R4, B |
| 40 | NOP | |
| 44 | NOP | |
| 48 | NOP | |
| 4C | NOP | |
| 1 | 1 | 1 |

| 50 | J | 7C |
|----|-----|------------|
| 54 | NOP | |
| 58 | NOP | |
| 5C | NOP | |
| 60 | NOP | |
| 64 | ADD | R6, R6, R1 |
| 68 | J | 10 |
| 6C | NOP | |
| 70 | NOP | |
| 74 | NOP | |
| 78 | NOP | |
| 7C | SW | R6, 20(R0) |

Table 6: Assembly Code Program

First, the value to count the occurrences of is loaded into R2 from location 0x1c in the data memory (data ROM). Then, R6 and R3 are initialized with 0. The R6 register is used to actually count the occurrences of the of the value in R2 (the desired match) in the array. The R4 register is initialized with the size of the array (minus one). In this case the array goes from data memory position 0x0 to 0x14. Because memory is organized by words and not bytes, this amounts to an array of size 21. The R3 register holds the current location in the array. It keeps getting incremented. The next value in the array gets loaded into R5.

It gets compared with the target value (R2), and if the same R6 gets incremented. It gets compared with R4 to check if the end of the array has been reached. When the end of the array is reached, the value of R6 is stored to position 0x20. Since PC keeps incrementing even after the program has ended, an extra jump instruction was added past the end of the program that jumps back to a no-op to create an infinite loop so there is no memory access error. This jump instruction is not shown, but was used when testing. The implementation has been programmed to output to the LEDs of the FPGA. the last value that has been stored to memory. Because the program ends by storing the value of R6 to memory, the number of instances of the target value in the array gets output to the LEDs. Pressing the top button displays the higher 16 bits of the value to be output, but because the array is not huge, the higher bits are always zero. In the program two no-ops are necessary after a branch/jump, and up to four could be necessary after a load word if the loaded word is used immediately following the load. For consistency, we placed four no-op instructions after each. All of data memory begins with junk random values. A few are larger than 16 bits so cannot be searched for. The ones that can be searched for and found are listed below. The inputs are the values to be searched for. The outputs are the number of occurrences in the array.

| Input | Output |
|-------|--------|
| 1 | 4 |
| 3 | 1 |
| 5 | 1 |

| 6 | 3 |
|---|---|
| 7 | 1 |
| c | 1 |
| f | 1 |

Table 7: Program Input and Output

4.2 Simulation Results

4.2.1 Functional Simulation




Figure 7: Execution of addition

The program is looking for a match for our target number which is stored in R2. The values of the array are loaded into R5 as we progress through it. When R2 and R5 match, that means we have found an instance of our target number. Once we find an instance of our target number, we branch to an addition to increment R6 which holds the number of instances of the target number in the array. As can be seen, the contents of R2 and R5 are both 6, which means the branch is taken, which is why the addition is executed, and R6

changes increments from 0 to 1.




Figure 8: Execution of jump in test program

After we decide whether the number we are looking at in the array matches our target number (and increment R6 as stated previously if it does match) we have to jump back to the part of our program where we traverse through the array. As can be seen, the jump is executed when PC is 68, and then four NOPs are executed before PC returns to 10, which is when the next data value is loaded from the array (data memory).



Figure 9: Execution of branch-not-equal-to

Here we are checking whether or not we have reached the end of the array. R4 contains the final location in the array and R3 contains the current location. When they are not equal we continue to traverse through the array. Otherwise we continue to the end of the program where we store the value of R6 in memory. As can be seen from the inputA and inputB (which get R3 and R4 when executing the BNE), which are not equal, the branch

should be taken (again since a BNE in executed), which is the case. Hence PC branches from 3C to 64 after executing 4 NOPS. So in this case in the simulation we are not at the end of the array so we continue to traverse it.




Figure 10: Results of test program

After traversing through the entire array we can view the final result of our program. As can be seen, R6 contains 3 when the test program completes execution. This is the correct result based on the data that was in the array and the desired match. The contents of memory can be seen in the code snippets section.

4.3 FPGA Implementation




Figure 11: Processor implemented on FPGA

The CPU is shown here running the test program described in the "Assembly Code" section. The initial values in data memory locations 0 through 0x14 are being searched by this program, and the number of times the number 6 appears in the array are being counted. The program has found three instances, and that is what is output. The FPGA switches represent a 16 bit unsigned number, starting with the left-hand side being the most significant bits. When the reset is pushed, the target number to search for in the array is set according to the switches, which in this case was set to 110 in binary or 6 in decimal. The FPGA then loops through the array that is in our memory unit until it finds the number 6. Once the number 6 is found, the register R6 is incremented up by 1. Once the end of the array is reached, the value in R6 is stored into our memory unit. The LEDs correspond to that value stored in the memory unit and in this case, after running through the array, there were 3 instances of the value 6 found so 3 (11 in binary) is shown on the LEDs.

4.4 Post-Place-and-Route Report

Device Utilization Summary:

```
Slice Logic Utilization:
3
                                                    1,437 out of 126,800
                                                                              1%
     Number of Slice Registers:
4
       Number used as Flip Flops:
                                                    1,338
5
                                                       99
       Number used as Latches:
6
       Number used as Latch-thrus:
                                                        0
                                                        0
       Number used as AND/OR logics:
     Number of Slice LUTs:
                                                                   63,400
                                                                              3%
                                                    2,517 out of
                                                    2,458 out of
                                                                   63,400
                                                                              3%
       Number used as logic:
10
          Number using O6 output only:
                                                    2,290
11
          Number using 05 output only:
                                                       28
12
          Number using 05 and 06:
                                                      140
13
          Number used as ROM:
                                                        0
14
```

| 15 | Number used as Memory: | 47 | out | of | 19,000 | 1% | |
|--|--|--|--|---|--|------------------------------|--|
| 16 | Number used as Dual Port RAM: | 0 | | | | | |
| 17 | Number used as Single Port RAM: | 0 | | | | | |
| 18 | Number used as Shift Register: | 47 | | | | | |
| 19 | Number using O6 output only: | 47 | | | | | |
| 20 | Number using O5 output only: | 0 | | | | | |
| 21 | Number using 05 and 06: | 0 | | | | | |
| 22 | Number used exclusively as route-thrus: | 12 | | | | | |
| 23 | Number with same-slice register load: | 11 | | | | | |
| 24 | Number with same-slice carry load: | 1 | | | | | |
| 25 | Number with other load: | 0 | | | | | |
| 26 | | | | | | | |
| 27 | Slice Logic Distribution: | | | | | | |
| 28 | Number of occupied Slices: | 919 | out | of | 15,850 | 5% | |
| 29 | Number of LUT Flip Flop pairs used: | 2,660 | | | | | |
| 30 | Number with an unused Flip Flop: | 1,236 | out | of | 2,660 | 46% | |
| 31 | Number with an unused LUT: | 143 | out | of | 2,660 | 5% | |
| 32 | Number of fully used LUT-FF pairs: | 1,281 | out | of | 2,660 | 48% | |
| 33 | Number of slice register sites lost | | | | | | |
| 34 | to control set restrictions: | 0 | out | of | 126,800 | 0% | |
| 35 | | | | | | | |
| 36 | A LUT Flip Flop pair for this architecture | renres | ente | 3 O1 | a IIII na | ired with | |
| 30 | n bor rip riop pair for ones aronitocourt | TCPTC | CIIU | 5 01 | ле пот ра | TIOG WIOH | |
| 37 | one Flip Flop within a slice. A control s | _ | | | _ | | |
| | | et is a | a un: | ique | e combina | | |
| 37 | one Flip Flop within a slice. A control s | et is a a regis | un: stere | ique ed e | e combina element. | tion of | |
| 37 38 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for | et is a a regis meanir | a un: stere ngful | ique ed e l ii | e combina element. f the des | tion of | |
| 37 38 39 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not | et is a a regis meanin Placen | a un: stere ngfu nent | ique ed e l ii fa: | e combina element. f the des ils. | tion of | |
| 37 38 39 40 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if | et is a a regis meanin Placen | a unistere ngful nent if th | ique ed e l ii fa: he e | e combina element. f the des ils. design is | tion of | |
| 37 38 39 40 41 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig | et is a a regis meanin Placen | a unistere ngful nent if th | ique ed e l ii fa: he e | e combina element. f the des ils. design is | tion of | |
| 37 38 39 40 41 42 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig | et is a a regis meanin Placen | a unistere ngful nent if th | ique ed e l ii fa: he e | e combina element. f the des ils. design is | tion of | |
| 37 38 39 40 41 42 43 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if | et is a a regis meanin Placem nored i | a unistere ngful nent if th | ique ed e l ii fa: he e fai! | e combina element. f the des ils. design is | tion of | |
| 37 38 39 40 41 42 43 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if 10 Utilization: | et is a a regis meanin Placem nored i | a unisterengful ngful nent if thent | ique ed e l ii fa: he e fai! | e combina element. f the des ils. design is ls. | tion of | |
| 37 38 39 40 41 42 43 44 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if IO Utilization: Number of bonded IOBs: | et is a a regis meaning Placer nored in placement 163 | a unisterengful ngful nent if thent | ique ed e l ii fa: he e fai! | e combina element. f the des ils. design is ls. | tion of | |
| 37 38 39 40 41 42 43 44 45 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if IO Utilization: Number of bonded IOBs: | et is a a regis meaning Placer nored in placement 163 | a unisterengful ngful nent if thent | ique ed e l it fa: he e fai! | e combina element. f the des ils. design is ls. | tion of | |
| 37 38 39 40 41 42 43 44 45 46 47 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if 10 Utilization: Number of bonded IOBs: IOB Flip Flops: | et is a a regis meanin Placer nored in placement 163 | a unisterengful ngful nent if thent | ique ed e fa: fa: of | e combina element. f the des ils. design is ls. | tion of | |
| 37 38 39 40 41 42 43 44 45 46 47 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if: 10 Utilization: Number of bonded IOBs: IOB Flip Flops: Specific Feature Utilization: | et is a a regis meanir Placer nored in placement 163 32 | a unistere stere service de la continua de la conti | ique ed e fa: fa: of | e combinate element. If the design is design. | tion of ign is | |
| 37 38 39 40 41 42 43 44 45 46 47 48 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if IO Utilization: Number of bonded IOBs: IOB Flip Flops: Specific Feature Utilization: Number of RAMB36E1/FIFO36E1s: | et is a a regis meanin Placer nored in placement 163 32 0 0 | a unistere stere service de la continua de la conti | ique ed e fa: fa: of of | e combinate comb | tion of ign is | |
| 37 38 39 40 41 42 43 44 45 46 47 48 49 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if 10 Utilization: Number of bonded IOBs: IOB Flip Flops: Specific Feature Utilization: Number of RAMB36E1/FIFO36E1s: Number of RAMB18E1/FIFO18E1s: | et is a a regis meanin Placer nored in placement 163 32 0 0 | out out | ique ed e fa: fa: of of | e combinate element. If the design is design. | tion of ign is 77% 0% 0% | |
| 37 38 39 40 41 42 43 44 45 46 47 48 49 50 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if: 10 Utilization: Number of bonded IOBs: IOB Flip Flops: Specific Feature Utilization: Number of RAMB36E1/FIF036E1s: Number of BUFG/BUFGCTRLs: | et is a a regis meaning Placement of the | out out | ique ed e fa: fa: of of | e combinate element. If the design is design. | tion of ign is 77% 0% 0% | |
| 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if 10 Utilization: Number of bonded IOBs: IOB Flip Flops: Specific Feature Utilization: Number of RAMB36E1/FIF036E1s: Number of BUFG/BUFGCTRLs: Number used as BUFGs: | et is a a regis meanir Placer nored i placement 163 32 0 0 4 4 0 0 | out out | of of | e combinate element. If the design is design. | tion of ign is 77% 0% 0% | |
| 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if 10 Utilization: Number of bonded IOBs: IOB Flip Flops: Specific Feature Utilization: Number of RAMB36E1/FIF036E1s: Number of RAMB18E1/FIF018E1s: Number used as BUFGS: Number used as BUFGSTRLs: | et is a a regis meanin Placer nored in placement 163 32 0 0 4 4 0 0 0 | out out out | ique ed e fa: fa: of of of of | e combinate element. If the design is design is ls. 210 135 270 32 | tion of ign is 77% 0% 0% 12% | |
| 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if: 10 Utilization: Number of bonded IOBs: IOB Flip Flops: Specific Feature Utilization: Number of RAMB36E1/FIF036E1s: Number of RAMB18E1/FIF018E1s: Number of BUFG/BUFGCTRLs: Number used as BUFGs: Number of IDELAYE2/IDELAYE2_FINEDELAYs: | et is a a regis meanin Placer nored in placement 163 32 0 0 4 4 0 0 0 | out out out | ique ed e fa: fa: of of of of | e combinate element. If the design is design is ls. 210 270 32 | tion of ign is 77% 0% 0% 12% | |
| 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 | one Flip Flop within a slice. A control s clock, reset, set, and enable signals for The Slice Logic Distribution report is not over-mapped for a non-slice resource or if OVERMAPPING of BRAM resources should be ig over-mapped for a non-BRAM resource or if 10 Utilization: Number of bonded IOBs: IOB Flip Flops: Specific Feature Utilization: Number of RAMB36E1/FIF036E1s: Number of RAMB18E1/FIF018E1s: Number of BUFG/BUFGCTRLs: Number used as BUFGs: Number of IDELAYE2/IDELAYE2_FINEDELAYS: Number of ILOGICE2/ILOGICE3/ISERDESE2s: | et is a a regis meanin Placer nored in placement 163 32 0 0 0 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | out out out | of of of | e combinate element. If the design is design is ls. 210 270 32 | tion of ign is 77% 0% 0% 12% | |

Number used as OLOGICE3s:

```
Number used as OSERDESE2s:
                                                         0
      Number of PHASER_IN/PHASER_IN_PHYs:
                                                         0 out of
                                                                        24
                                                                               0%
61
      Number of PHASER_OUT/PHASER_OUT_PHYs:
                                                         0 out of
                                                                        24
                                                                               0%
62
      Number of BSCANs:
                                                                         4
                                                         0 out of
                                                                               0%
63
      Number of BUFHCEs:
                                                         0 out of
                                                                        96
                                                                               0%
64
      Number of BUFRs:
                                                         0 out of
                                                                        24
                                                                               0%
65
      Number of CAPTUREs:
                                                         0 out of
                                                                         1
                                                                               0%
66
      Number of DNA_PORTs:
                                                                               0%
                                                         0 out of
                                                                         1
      Number of DSP48E1s:
                                                         0 out of
                                                                       240
                                                                               0%
      Number of EFUSE_USRs:
                                                         0 out of
                                                                               0%
                                                                         1
69
                                                         0 out of
                                                                         1
                                                                               0%
      Number of FRAME_ECCs:
70
      Number of IBUFDS_GTE2s:
                                                         0 out of
                                                                         4
                                                                               0%
71
                                                                         2
      Number of ICAPs:
                                                         0 out of
                                                                               0%
72
      Number of IDELAYCTRLs:
                                                         0 out of
                                                                         6
                                                                               0%
73
      Number of IN_FIFOs:
                                                         0 out of
                                                                        24
                                                                               0%
74
                                                                         6
      Number of MMCME2_ADVs:
                                                         0 out of
                                                                               0%
                                                                        24
                                                                               0%
      Number of OUT_FIFOs:
                                                         0 out of
76
      Number of PCIE_2_1s:
                                                         0 out of
                                                                         1
                                                                               0%
77
      Number of PHASER_REFs:
                                                         0 out of
                                                                               0%
78
      Number of PHY_CONTROLs:
                                                         0 out of
                                                                         6
                                                                               0%
79
                                                                               0%
      Number of PLLE2_ADVs:
                                                         0 out of
                                                                         6
80
      Number of STARTUPs:
                                                         0 out of
                                                                         1
                                                                               0%
81
      Number of XADCs:
                                                         0 out of
                                                                         1
                                                                               0%
83
84
    Overall effort level (-ol):
                                    High
85
    Router effort level (-rl):
                                    High
86
87
88
    Starting initial Timing Analysis. REAL time: 18 secs
    Finished initial Timing Analysis. REAL time: 18 secs
91
    Starting Router
92
93
94
    Phase 1: 13105 unrouted;
                                       REAL time: 20 secs
95
              : 11920 unrouted;
          2
                                       REAL time: 20 secs
    Phase
98
    Phase 3: 3011 unrouted;
                                      REAL time: 26 secs
99
100
    Phase 4: 3079 unrouted; (Par is working to improve performance)
                                                                                 REAL time:
101
        33 secs
102
    Updating file: Datapath.ncd with current fully routed design.
```

```
104
   Phase 5 : 0 unrouted; (Par is working to improve performance)
                                                                      REAL time: 42
105
    \hookrightarrow secs
106
   Phase 6 : 0 unrouted; (Par is working to improve performance)
                                                                      REAL time: 43
107
    \hookrightarrow secs
108
   Phase 7 : 0 unrouted; (Par is working to improve performance)
                                                                      REAL time: 43
    \hookrightarrow secs
110
   Phase 8: 0 unrouted; (Par is working to improve performance)
                                                                      REAL time: 43
111

→ secs

112
   Phase 9 : 0 unrouted; (Par is working to improve performance)
                                                                      REAL time: 45
113
   Total REAL time to Router completion: 45 secs
   Total CPU time to Router completion: 44 secs
116
   Partition Implementation Status
117
    _____
118
119
     No Partitions were found in this design.
120
    _____
122
123
   Generating "PAR" statistics.
124
   INFO:Par:459 - The Clock Report is not displayed in the non timing-driven mode.
125
   Timing Score: 16726 (Setup: 16726, Hold: 0)
126
127
   Asterisk (*) preceding a constraint indicates it was not met.
128
      This may be due to a setup or hold violation.
129
130
131
                        Check | Worst Case | Best Case | Timing |
      Constraint |
132
                                 | Slack | Achievable | Errors | Score
133
134
     Autotimespec | SETUP
                                          N/A|
                                                   3.609ns|
                                                                N/A|
                                                                          16726
135
                               | 0.066ns|
     constraint for | HOLD
                                                    1
                                                                  0|
                                                          clock net
                                 1
                                                                   137
                                            clock_BUFGP |
                               138
```

139

5 Conclusion

The processor we set out to make is a 32-bit processor with purpose of interpreting assembly instructions from the MIPS I instruction set written in VHDL and implemented on a Diligent Nexys 4 FPGA. After making a high level design of the processor, the processor was then coded using the Xilinx ISE and Vivado design suites. After having been coded, we proceeded to go through unit testing of the individual pieces of our processor. Once we were confident in the ability of our processor to run instructions, it was then programmed onto an FPGA with a test program to search through an array and count the number of instances of a target number. The program was completed successfully, showing that our processor worked properly. Since the processor is a general purpose CPU, it can be run for a variety of tasks, depending on what is loaded into the instruction memory. While the processor does work, there are a number of improvements that can be made to improve the efficiency such as improving the data forwarding so fewer no operation instructions would required. More instructions can be added also which would make our processor closer to some of the more current implementation of the MIPS architecture, such as MIPS V.

6 Bibliography

MIPS architecture. (2018, May 16). Retrieved from https://en.wikipedia.org/wiki/MIPS_architecture Hadimioglu, H. (2017, November 06). Pipelined EMY CPU [Pdf]. Brooklyn: Tandon School of Engineering.

MIPS Instruction Reference. (n.d.). Retrieved from

7 Appendix

All of the code can be found at https://github.com/lienwyatt/32-bit-MIPS-processor

7.1 Implementation.vhd

```
--code for top module
   LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
   -- Uncomment the following library declaration if using
   -- arithmetic functions with Signed or Unsigned values
   --USE ieee.numeric_std.ALL;
10
   ENTITY CPU IS
11
   PORT(
12
                         STD_LOGIC; --clock
13
          clk
                 : IN
                          STD_LOGIC; --left bits/right bits
          btnD
                 : IN
14
         btnU
                  : IN
                          STD_LOGIC; --reset
15
                 : OUT
                          STD_LOGIC_VECTOR(15 DOWNTO 0);
16
     sw : in std_logic_vector(15 downto 0) := "111111111111111"
17
   );
18
   END CPU;
19
20
   ARCHITECTURE behavioral OF CPU IS
21
22
        -- Component Declaration for the Unit Under Test (UUT)
23
24
       COMPONENT Datapath
25
       PORT(
26
             AB1 : OUT std_logic_vector(31 downto 0);
             IB1 : IN std_logic_vector(31 downto 0);
28
                       std_logic_vector(31 downto 0);
             AB2 : OUT
29
                       std_logic_vector(31 downto 0);
             DB2 : OUT
30
             DB3 : IN std_logic_vector(31 downto 0);
31
             memWrite : OUT std_logic;
32
             reset : IN std_logic;
33
             clock : IN std_logic
34
```

```
);
       END COMPONENT;
36
37
        component memory_unit
38
            port(
39
            ab1: in std_logic_vector(31 downto 0); -- pc (address of instruction)
40
            ib1: out std_logic_vector(31 downto 0); -- instruction fetched from
             \hookrightarrow memory
42
        switches: in std_logic_vector(15 downto 0);
43
44
            ab2: in std_logic_vector(31 downto 0); -- address of data (to be fetched
45
             \hookrightarrow or written to)
            db2: in std_logic_vector(31 downto 0); -- carries the data to be written
46
             → to memory
            write_en : in std_logic; -- write enable
            db3: out std_logic_vector(31 downto 0); -- data out
48
49
            clear: in std_logic; -- clear bit (for data memory)
50
            clock : in std_logic -- clock signal
51
            );
52
            end component;
55
       --Inputs
56
       signal IB1sig : std_logic_vector(31 downto 0) := (others => '0');
57
       signal DB3 : std_logic_vector(31 downto 0) := (others => '0');
58
       signal reset : std_logic;
59
       signal clock : std_logic := '0';
60
         --Outputs
62
       signal AB1 : std_logic_vector(31 downto 0);
63
       signal AB2 : std_logic_vector(31 downto 0);
64
       signal DB2 : std_logic_vector(31 downto 0);
65
        signal MemWrite: std_logic;
66
       signal led_sig : std_logic_vector(31 downto 0);
67
       signal output : std_logic_vector(31 downto 0);
       -- Clock period definitions
       constant clock_period : time := 10 ns;
70
71
   BEGIN
72
   clock<=clk;
73
   reset <= btnU;
74
        -- Instantiate the Unit Under Test (UUT)
75
      uut: Datapath PORT MAP (
76
```

```
AB1 => AB1,
77
               IB1 => IB1sig,
78
               AB2 => AB2,
79
               DB2 => DB2,
80
               DB3 => DB3,
81
               memWrite => MemWrite,
82
               reset => reset,
               clock => clock
             );
85
86
         memory: memory_unit PORT MAP(
87
         ab1 => AB1,
         ib1 => IB1sig,
89
       switches => sw,
90
         ab2 => AB2,
         db2 => DB2,
         db3 => DB3,
93
         write_en => MemWrite,
94
         clear =>reset,
95
         clock => clock
96
         );
97
    process(memWrite, clk) -- THIS PRINTS TO LEDS THE LAST THING TO BE WRITTEN TO
        MEMORY
    begin
99
    if (memWrite='1' AND clk' event AND clk = '1') then
100
         output<=DB3;
101
    end if;
102
    end process;
103
104
105
    process(btnU)
106
    begin
107
    if (btnD='1') then
108
         led<=output(31 downto 16);</pre>
109
    else
110
         led<=output(15 downto 0);</pre>
111
    end if;
    end process;
113
114
    END;
115
```

7.2 Datapath.vhd

```
-- connects the GPR, ALU and control unit together
   LIBRARY IEEE;
   USE IEEE.STD_LOGIC_1164.ALL;
   USE IEEE.STD_LOGIC_UNSIGNED.ALL;
   entity Datapath is
9
10
       Port (
11
       AB1: out std_logic_vector(31 downto 0);
12
       IB1: in std_logic_vector(31 downto 0);
13
       AB2: out std_logic_vector(31 downto 0);
14
       DB2: out std_logic_vector(31 downto 0);
15
       DB3: in std_logic_vector(31 downto 0);
16
     memWrite: out std_logic;
     reset:in std_logic; -- used for resetting pc to first address
       clock: in std_logic);
19
   end Datapath;
20
21
   architecture Behavioral of Datapath is
22
       signal NPC2: std_logic_vector(31 downto 0); --PC2 register
23
       signal NPC3: std_logic_vector(31 downto 0); --PC3 register
24
       signal TA4: std_logic_vector(31 downto 0); -- used for branches
26
27
       signal TA: std_logic_vector(31 downto 0); -- used for calculating branches
28
29
       signal A3: std_logic_vector(31 downto 0); --holds the value for A
30
31
       signal B3: std_logic_vector(31 downto 0); --holds the value of B
       signal B4: std_logic_vector(31 downto 0);
33
34
       signal IMM3: std_logic_vector(31 downto 0); --hold the immediate value
35
36
       signal IR2: std_logic_vector(31 downto 0); --instruction registers
37
       signal IR3: std_logic_vector(31 downto 0);
38
       signal IR4: std_logic_vector(31 downto 0);
       signal IR5: std_logic_vector(31 downto 0);
41
       signal ALU4: std_logic_vector(31 downto 0); --alu output
42
       signal ALU5: std_logic_vector(31 downto 0);
43
44
     signal PC: std_logic_vector(31 downto 0);
45
```

46

```
signal MDR5: std_logic_vector(31 downto 0); -- values from muxes and control
            signals
       signal branch4: std_logic;
48
       signal readWrite: std_logic;
49
50
       signal pc_count: std_logic_vector (31 downto 0) :=
51
        → "00000000000000000000000000000000";
53
54
       signal Rs: std_logic_vector(4 downto 0); --qpr signals
55
       signal Rd: std_logic_vector(4 downto 0);
56
       signal Rt: std_logic_vector(4 downto 0);
57
       signal A: std_logic_vector(31 downto 0);
       signal B: std_logic_vector(31 downto 0);
       signal regwrite: std_logic;
61
       component registerfile
62
        port(
63
       clk: in std_logic;
64
            readreg1: in std_logic_vector(4 downto 0);
65
           readreg2: in std_logic_vector(4 downto 0);
66
            writereg: in std_logic_vector(4 downto 0);
            writedata: in std_logic_vector(31 downto 0);
68
           regwrite: in std_logic;
69
            A: out std_logic_vector(31 downto 0);
70
            B: out std_logic_vector(31 downto 0)
71
            );
72
       end component;
73
         -- alu signals
        signal aluoutput: std_logic_vector(31 downto 0); --alu signals
76
        signal aluoverflow: std_logic;
        signal alubranch: std_logic;
78
        signal alucarry: std_logic;
79
80
        component ALU
        port(
         inputA: in std_logic_vector(31 downto 0);
83
        inputB: in std_logic_vector(31 downto 0);
84
        op: in std_logic_vector(5 downto 0);
85
      offs: in std_logic_vector(4 downto 0); --should this exist
86
        func: in std_logic_vector(5 downto 0);
87
        output: out std_logic_vector(31 downto 0);
        overflow: out std_logic;
```

```
carryout: out std_logic;
         branch: out std_logic
91
         );
92
        end component;
93
94
         --muxes for use in conjunction with control signals
95
        signal mux1: std_logic_vector(31 downto 0); --muxes
96
        signal mux2: std_logic_vector(31 downto 0);
        signal mux3: std_logic_vector(31 downto 0);
        signal mux4: std_logic_vector(31 downto 0);
99
        signal mux5: std_logic_vector(31 downto 0);
100
101
102
103
        signal PCsel: std_logic_vector(2 downto 0); --control unit signals
104
        signal Bsel: std_logic_vector(1 downto 0);
105
        signal Rselect: std_logic_vector(1 downto 0);
106
        signal Loadsel: std_logic;
107
        signal Rsel: std_logic_vector(4 downto 0);
108
        signal Asel: std_logic;
109
110
111
      component control
113
      port(
114
      branch : in std_logic;
115
      clk : in std_logic;
116
      IR2 : in std_logic_vector(31 downto 0);
117
      IR3 : in std_logic_vector(31 downto 0);
118
      IR4 : in std_logic_vector(31 downto 0);
119
      IR5 : in std_logic_vector(31 downto 0);
120
      PCsel : out std_logic_vector (2 downto 0);
121
      Bsel : out std_logic_vector(1 downto 0);
122
      Asel : out std_logic;
123
      LoadSel : out std_logic;
124
      Rselect : out std_logic_vector(1 downto 0);
125
      RegWrite: out std_logic;
126
      readWrite: out std_logic
127
     );
128
     end component;
129
130
    begin
131
132
    gpr: registerfile port map(
133
      clk=>clock,
134
```

```
readreg1=>Rs,
135
        readreg2=>Rt,
136
        writereg=>Rsel,
137
        A = > A,
138
        B=>B,
139
        writedata=>mux4,
140
        regwrite=>regwrite
141
        );
142
143
144
    Arithmetic_logic_unit: ALU port map(
145
        inputA=>mux5,
146
        inputB=>mux3,
147
        op=>IR3(31 downto 26),
148
        func=>IR3(5 downto 0),
149
      offs=>IR3(10 downto 6), --should this exist
150
        output=>aluoutput,
151
        overflow=> aluoverflow,
152
        carryout=> alucarry,
153
        branch=>alubranch
154
        );
155
156
    Control_unit: control port map(
157
        branch=>branch4,
158
     clk=>clock,
159
     IR2 => IR2,
160
     IR3 => IR3,
161
     IR4 => IR4,
162
     IR5=>IR5,
163
     PCSel=>PCSel,
164
     Asel=>Asel,
165
     Bsel=>Bsel,
166
     Rselect=>Rselect,
167
     LoadSel=>LoadSel,
168
     RegWrite=>regwrite,
169
     readWrite => readWrite
170
    );
171
172
    DB2<=B4;
173
    AB2<=ALU4;
174
    AB1<=PC;
175
    Rs<=IR2(25 downto 21);
176
   Rt<=IR2(20 downto 16);
177
   memWrite<= readWrite;</pre>
178
```

```
180
    with PCsel select mux1<=
181
    pc_count when "001",
182
    --jump to address
183
    TA4 when "010",
184
    --branch
185
    PC(31 downto 28) & IR4(25 downto 0) & "00" when "011",
186
    pc_count when others;
    TA(31 downto 2)<=(IMM3(29 downto 0) - "10"); --pc = imm \ x \ 4
    TA(1 downto 0) <= "00";
189
    process(clock, reset)
190
    begin
191
    if(clock' event and clock='1') then
192
        branch4<=alubranch;</pre>
193
        A3 \le A;
194
        B3 \le B;
195
        B4 \le B3;
196
        NPC2<=mux1;
197
        MDR5<=DB3;
198
        NPC3<=NPC2;
199
        ALU4<=aluoutput;
200
        ALU5<=ALU4;
201
        IR2<=IB1;
        IR3<=IR2;
203
        IR4 \le IR3;
204
        IR5<=IR4;
205
        TA4<=TA+NPC3;
206
207
        IMM3(15 downto 0) <= IR2(15 downto 0); --sign extend
208
        if (IR2(15)='1') then
209
            IMM3(31 downto 16)<="111111111111111";</pre>
210
        else
211
            IMM3(31 downto 16)<="000000000000000";</pre>
212
        end if;
213
    end if;
214
    end process;
215
^{216}
    --pc reg
217
    process (clock, reset)
218
    begin
219
     if(reset = '0') then
220
       if(clock' event and clock='1') then
221
       PC<=mux1;
222
      end if;
223
     else -- reset = 1
224
```

```
PC<= x"00000000";
225
     end if;
226
227
    end process;
228
    with Loadsel select mux4 <=
229
    ALU5 when '1',
230
    MDR5 when others;
231
232
    with Rselect select Rsel <=
         IR5(15 downto 11) when "01",
234
         IR5(20 downto 16) when "00",
235
       "00000" when others;
236
237
238
    with Asel select mux5<=
239
         ALU4 when '1',
         A3 when others;
241
242
243
    with Bsel select mux3 <=
244
         B3 when "01",
245
         ALU4 when "11",
^{246}
         IMM3 when others;
247
248
    end Behavioral;
249
```

7.3 GPR.vhd

```
-- GPR
   -- contains all 32 general purpose registers that can be written to as well as
      read
5
6
   library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
9
   entity registerfile is
10
       port(
11
     clk: in std_logic;
12
       readreg1: in std_logic_vector(4 downto 0);
13
       readreg2: in std_logic_vector(4 downto 0);
14
       writereg: in std_logic_vector(4 downto 0);
15
       writedata: in std_logic_vector(31 downto 0);
16
```

```
regwrite: in std_logic;
       A: out std_logic_vector(31 downto 0);
18
       B: out std_logic_vector(31 downto 0)
19
       );
20
21
       Port ();
22
   end registerfile;
23
24
   architecture Behavioral of registerfile is --contains 32 registers
25
       signal R0 : std_logic_vector(31 downto 0);
26
       signal R1 : std_logic_vector(31 downto 0);
27
       signal R2 : std_logic_vector(31 downto 0);
28
       signal R3 : std_logic_vector(31 downto 0);
29
       signal R4 : std_logic_vector(31 downto 0);
30
       signal R5 : std_logic_vector(31 downto 0);
31
       signal R6 : std_logic_vector(31 downto 0);
       signal R7 : std_logic_vector(31 downto 0);
33
       signal R8 : std_logic_vector(31 downto 0);
34
       signal R9 : std_logic_vector(31 downto 0);
35
       signal R10 : std_logic_vector(31 downto 0);
36
       signal R11: std_logic_vector(31 downto 0);
37
       signal R12 : std_logic_vector(31 downto 0);
38
       signal R13 : std_logic_vector(31 downto 0);
       signal R14 : std_logic_vector(31 downto 0);
40
       signal R15 : std_logic_vector(31 downto 0);
41
       signal R16 : std_logic_vector(31 downto 0);
42
       signal R17 : std_logic_vector(31 downto 0);
43
       signal R18 : std_logic_vector(31 downto 0);
44
       signal R19 : std_logic_vector(31 downto 0);
45
       signal R20 : std_logic_vector(31 downto 0);
       signal R21 : std_logic_vector(31 downto 0);
       signal R22 : std_logic_vector(31 downto 0);
48
       signal R23 : std_logic_vector(31 downto 0);
49
       signal R24 : std_logic_vector(31 downto 0);
50
       signal R25 : std_logic_vector(31 downto 0);
51
       signal R26 : std_logic_vector(31 downto 0);
52
       signal R27 : std_logic_vector(31 downto 0);
       signal R28 : std_logic_vector(31 downto 0);
       signal R29 : std_logic_vector(31 downto 0);
55
       signal R30 : std_logic_vector(31 downto 0);
56
       signal R31 : std_logic_vector(31 downto 0);
57
   begin
58
   --RO and R1 are constant values
59
   RO<="00000000000000000000000000000000000";
60
```

```
process(readreg1, readreg2, regwrite)
62
    begin
63
    --gets the value for the A input for the ALU
64
    case readreg1 is
65
         when "00000" => A <= R0;
66
         when "00001" => A <= R1;
67
         when "00010" => A <= R2;
68
         when "00011"=> A<=R3;
69
         when "00100" => A <= R4;
70
         when "00101" => A <= R5;
71
         when "00110" =>A<=R6;
72
         when "00111"=> A<=R7;
73
         when "01000" => A <= R8;
74
         when "01001"=> A<=R9;
75
         when "01010"=> A<=R10;
76
         when "01011"=> A \le R11;
77
         when "01100" => A <= R12;
78
         when "01101"=> A \le R13;
79
         when "01110"=> A<=R14;
80
         when "011111" => A <= R15;
81
         when "10000"=> A<=R16;
82
         when "10001"=> A<=R17;
83
         when "10010"=> A<=R18;
         when "10011" => A <= R19;
85
         when "10100"=> A<=R20;
86
         when "10101"=> A<=R21;
87
         when "10110" => A <= R22;
88
         when "10111"=> A<=R23;
89
         when "11000"=> A \le R24;
90
         when "11001"=> A \le R25;
91
         when "11010"=> A \le R26;
92
         when "11011"=> A<=R27;
93
         when "11100"=> A<=R28;
94
         when "11101"=> A \le R29;
95
         when "11110"=> A<=R30;
96
         when "11111"=> A<=R31;
97
         when others =>
    end case;
     -- gets the value for the B input of the ALU
100
    case readreg2 is
101
             when "00000" => B <= R0;
102
             when "00001"=> B<=R1;
103
             when "00010" => B <= R2;
104
             when "00011"=> B<=R3;
105
             when "00100" => B <= R4;
106
```

```
when "00101"=> B<=R5;
107
             when "00110" => B <= R6;
108
             when "00111" => B <= R7;
109
             when "01000" => B <= R8;
110
             when "01001"=> B<=R9;
111
             when "01010" => B <= R10;
112
             when "01011" => B <= R11;
113
             when "01100" => B <= R12;
114
             when "01101"=> B<=R13;
115
             when "01110"=> B<=R14;
116
             when "01111"=> B<=R15;
117
             when "10000" => B <= R16;
118
             when "10001" => B <= R17;
119
             when "10010" => B <= R18;
120
             when "10011"=> B<=R19;
121
             when "10100" => B <= R20;
             when "10101" => B <= R21;
123
             when "10110" => B <= R22;
124
             when "10111"=> B<=R23;
125
             when "11000" => B <= R24;
126
             when "11001"=> B <= R25;
127
             when "11010" => B <= R26;
128
             when "11011" => B <= R27;
129
             when "11100"=> B<=R28;
130
             when "11101"=> B<=R29;
131
             when "11110"=> B<=R30;
132
             when "11111"=> B<=R31;
133
             when others =>
134
         end case;
135
    end process;
136
137
    process(writereg, regwrite, writedata, clk)
138
    begin
139
    --synchronous write to the GPRs
140
    if (regwrite='1' and clk' event and clk='1') then
141
    case writereg is
142
         when "00010"=> R2<=writedata;
143
         when "00011"=> R3<=writedata;
144
         when "00100"=> R4<=writedata;
145
         when "00101"=> R5<=writedata;
146
         when "00110"=> R6<=writedata;
147
         when "00111"=> R7<=writedata;
148
         when "01000"=> R8<=writedata;
149
         when "01001"=> R9<=writedata;
150
         when "01010"=> R10<=writedata;
151
```

```
when "01011"=> R11<=writedata;
152
        when "01100"=> R12<=writedata;
153
        when "01101"=> R13<=writedata;
154
        when "01110"=> R14<=writedata;
155
        when "01111"=> R15<=writedata;
156
        when "10000"=> R16<=writedata;
157
        when "10001"=> R17<=writedata;
158
        when "10010"=> R18<=writedata;
159
        when "10011"=> R19<=writedata;
160
        when "10100"=> R20<=writedata;
161
        when "10101"=> R21<=writedata;
162
        when "10110"=> R22<=writedata;
163
        when "10111"=> R23<=writedata;
164
        when "11000"=> R24<=writedata;
165
        when "11001"=> R25<=writedata;
166
        when "11010"=> R26<=writedata;
167
        when "11011"=> R27<=writedata;
168
        when "11100"=> R28<=writedata;
169
        when "11101"=> R29<=writedata;
170
        when "11110"=> R30<=writedata;
171
        when "11111"=> R31<=writedata;
172
        when others =>
173
    end case;
    end if;
175
    end process;
176
    end Behavioral;
177
```

7.4 ALU.vhd

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.numeric_std.all;
   use ieee.std_logic_unsigned.all;
5
   -- Uncomment the following library declaration if using
6
   -- arithmetic functions with Signed or Unsigned values
   --use IEEE.NUMERIC_STD.ALL;
9
   -- Uncomment the following library declaration if instantiating
10
   -- any Xilinx primitives in this code.
   --library UNISIM;
12
   --use UNISIM. VComponents.all;
13
14
   entity ALU is
15
   port(
```

```
inputA, inputB: in std_logic_vector(31 downto 0);
   op: in std_logic_vector(5 downto 0);
   offs: in std_logic_vector(4 downto 0);
19
   func: in std_logic_vector(5 downto 0);
20
   output: out std_logic_vector(31 downto 0);
21
   overflow: out std_logic;
22
   carryout: out std_logic;
23
   branch: out std_logic
   );
25
   end ALU;
26
27
   architecture Behavioral of ALU is
28
   signal offset: std_logic_vector(4 downto 0);
29
   signal opcode: std_logic_vector(5 downto 0);
30
   signal funct: std_logic_vector(5 downto 0);
   signal Aunsigned: std_logic_vector(32 downto 0);
   signal Bunsigned: std_logic_vector(32 downto 0);
   signal Asigned: std_logic_vector(32 downto 0);
34
   signal Bsigned: std_logic_vector(32 downto 0);
35
   signal output_sig: std_logic_vector(32 downto 0);
36
   signal Asigned_tmp, Bsigned_tmp :std_logic_vector(32 downto 0);
37
38
   begin
   offset <= offs;
40
   opcode <= op;
41
   funct <= func;</pre>
42
   Aunsigned <= '0' & inputA;
43
   Bunsigned <= '0' & inputB;</pre>
44
   Asigned <= '0' & inputA;
45
   Bsigned <= '0' & inputB;</pre>
   -- determines what instruction is being run based on its opcode
   process(opcode, Aunsigned, Asigned, Bsigned, Bunsigned, funct, offset)
48
   begin
49
   case opcode is
50
   when "000000" => -- arithmetic operations (opcode = 00)
51
   case funct is --in the case the opcode is 000000, funct bits are used to
       determine the instruction
   when "100000" \Rightarrow --(signed addition)
   output_sig <= std_logic_vector(signed(Asigned) + signed(Bsigned));</pre>
54
   if Asigned(31) /= Bsigned(31) then -- adding a positive and negative number, cant
55

→ have overflow

   overflow <= '0';</pre>
56
   else
57
```

```
if output_sig(31) /= Asigned(31) then --both numbers are positive or both numbers

ightharpoonup are negative (output MSB must match input MSBs which are the same since boeth
    \rightarrow are of same sign)
    overflow <= '1';</pre>
59
   else overflow <= '0';
60
   end if;
61
   end if;
62
   when "100001" => --(unsigned\ addition)
   output_sig <= std_logic_vector(unsigned(Aunsigned) + unsigned(Bunsigned));</pre>
64
   if output_sig(32) = '1' then
65
   overflow <= '1';</pre>
66
   else
67
   overflow <= '0';</pre>
68
   end if;
69
   when "100010" \Rightarrow --(subtraction)
   output_sig <= std_logic_vector(signed(Asigned) - signed(Bsigned));</pre>
   if(Asigned(31) = Bsigned(31)) then--overflow handling. A and B have different

→ signs

   overflow <= '0';</pre>
73
   elsif(Asigned(31) = '1') then -- A is negative, so B must be positive according
    → to previous if (above the else)
   Asigned_tmp <= not(Asigned) + '1'; -- turns A positive
     if(Asigned\_tmp > Bsigned) then --if absolute value of A is > B, and A is
     → negative, output must be negative
      if(output_sig(31) /= '1') then
77
       overflow <= '1';</pre>
78
      else
79
       overflow <= '0';</pre>
80
      end if;
81
     end if;
82
   else -- A is positive, B is negative (meaning we did A + B, where both A and B
    \rightarrow are positive)
     if(output_sig(32) /= '1') then--checking the carry-out bit
84
      overflow <= '1';</pre>
85
86
      overflow <= '0';</pre>
87
    end if;
   end if;
90
   when "100011" => --(unsigned subtraction)
91
   output_sig <= std_logic_vector(unsigned(Aunsigned) + unsigned(Bunsigned));</pre>
92
   if (Aunsigned >= Bunsigned) then
93
   overflow <= '0';</pre>
94
   else
95
   overflow<= '1';</pre>
```

```
end if;
98
   when "100100" => -- (and)
99
   output_sig <= (Aunsigned) AND (Bunsigned);</pre>
100
   when "100101" \Rightarrow -- (or)
101
   output_sig <= (Aunsigned) OR (Bunsigned);</pre>
102
   when "100110" \Rightarrow --(xor)
103
   output_sig <= (Aunsigned) XOR (Bunsigned);</pre>
   when "100111" \Rightarrow --(nor)
105
   output_sig <= (Aunsigned) NOR (Bunsigned);</pre>
106
107
   when "101010" => --(set\ on\ less\ than)
108
   if(Asigned(31) = Bsigned(31)) then
109
   if(Asigned(31)='0') then
110
    if (Asigned < Bsigned) then
111
     else
113
     114
    end if;
115
   else -- both A and B are negative, abs values must be compared
116
    Asigned_tmp <= not(Asigned) + '1';
117
    Bsigned_tmp <= not(Bsigned) + '1';</pre>
118
    if(Asigned_tmp > Bsigned_tmp) then -- if A is a smaller negative
119
     \rightarrow number, althought abs(A) < abs(B), A is > B.
     120
121
     122
    end if;
123
   end if;
124
   end if;
125
   when "101011"=> --(set on less than unsigned)
127
   if (Aunsigned < Bunsigned) then
128
      129
130
      131
   end if;
132
   when "000000"=>--(shift left logical)
   --left unsigned shift using an immediate value
134
   case offset is
135
   when "00000" => output_sig<= Bunsigned;
136
   when "00001" => output_sig<= Bunsigned(31 downto 0) & "0";
137
   when "00010" => output_sig<= Bunsigned(30 downto 0) & "00";
138
   when "00011" => output_sig<= Bunsigned(29 downto 0) & "000";
139
   when "00100" => output_sig<= Bunsigned(28 downto 0) & "0000";
140
```

```
when "00101" => output_sig<= Bunsigned(27 downto 0) & "00000";
   when "00110" => output_sig<= Bunsigned(26 downto 0) & "000000";
142
   when "00111" => output_sig<= Bunsigned(25 downto 0) & "0000000";
143
   when "01000" => output_sig<= Bunsigned(24 downto 0) & "00000000";
144
   when "01001" => output_sig<= Bunsigned(23 downto 0) & "000000000";
145
   when "01010" => output_sig<= Bunsigned(22 downto 0) & "00000000000";
146
   when "01011" => output_sig<= Bunsigned(21 downto 0) & "000000000000";
   when "01100" => output_sig<= Bunsigned(20 downto 0) & "000000000000";
148
   when "01101" => output_sig<= Bunsigned(19 downto 0) & "0000000000000";
   when "01110" => output_sig<= Bunsigned(18 downto 0) & "00000000000000";
150
   when "01111" => output_sig<= Bunsigned(17 downto 0) & "000000000000000";
151
   when "10000" => output_sig<= Bunsigned(16 downto 0) & "0000000000000000";
152
   when "10001" => output_sig<= Bunsigned(15 downto 0) & "0000000000000000";
153
   when "10010" => output_sig<= Bunsigned(14 downto 0) & "0000000000000000000";
154
   when "10011" => output_sig<= Bunsigned(13 downto 0) & "0000000000000000000";
   when "10101" => output_sig<= Bunsigned(11 downto 0) & "000000000000000000000";
157
   158
   when "10111" => output_sig<= Bunsigned(9 downto 0) & "0000000000000000000000";
159
   when "11000" => output_sig<= Bunsigned(8 downto 0) & "00000000000000000000000";
160
   161
   when "11010" => output_sig<= Bunsigned(6 downto 0) &
       "00000000000000000000000000000";
   when "11011" => output_sig<= Bunsigned(5 downto 0) &
163
      "0000000000000000000000000000000";
   when "11100" => output_sig<= Bunsigned(4 downto 0) &
164
    → "000000000000000000000000000000";
   when "11101" => output_sig<= Bunsigned(3 downto 0) &
165
    → "00000000000000000000000000000000";
   when "11110" => output_sig<= Bunsigned(2 downto 0) &
    → "00000000000000000000000000000000";
   when "11111" => output_sig<= Bunsigned(1 downto 0) &
167
    → "00000000000000000000000000000000";
   when others =>
168
   end case;
169
170
   when "000001"=>--(shift left arithmetic)
   --left signed shift using an immediate value
   case offset is
173
   when "00000" => output_sig<= Bunsigned;
174
   when "00001" => output_sig<= Bunsigned(31 downto 0) & "0";
175
   when "00010" => output_sig<= Bunsigned(30 downto 0) & "00";
176
   when "00011" => output_sig<= Bunsigned(29 downto 0) & "000";
177
   when "00100" => output_sig<= Bunsigned(28 downto 0) & "0000";
178
   when "00101" => output_sig<= Bunsigned(27 downto 0) & "00000";
```

```
when "00110" => output_sig<= Bunsigned(26 downto 0) & "000000";
180
   when "00111" => output_sig<= Bunsigned(25 downto 0) & "0000000";
181
   when "01000" => output_sig<= Bunsigned(24 downto 0) & "00000000";
182
   when "01001" => output_sig<= Bunsigned(23 downto 0) & "000000000";
183
   when "01010" => output_sig<= Bunsigned(22 downto 0) & "0000000000";
184
   when "01011" => output_sig<= Bunsigned(21 downto 0) & "000000000000";
185
   when "01100" => output_sig<= Bunsigned(20 downto 0) & "0000000000000";
186
   when "01101" => output_sig<= Bunsigned(19 downto 0) & "0000000000000";
187
   when "01110" => output_sig<= Bunsigned(18 downto 0) & "000000000000000";
188
   when "01111" => output_sig<= Bunsigned(17 downto 0) & "000000000000000";
189
   when "10000" => output_sig<= Bunsigned(16 downto 0) & "0000000000000000";
190
   when "10001" => output_sig<= Bunsigned(15 downto 0) & "00000000000000000";
191
   when "10010" => output_sig<= Bunsigned(14 downto 0) & "000000000000000000";
192
   when "10011" => output_sig<= Bunsigned(13 downto 0) & "0000000000000000000";
193
   when "10100" => output_sig<= Bunsigned(12 downto 0) & "00000000000000000000";
   when "10110" => output_sig<= Bunsigned(10 downto 0) & "000000000000000000000";
196
   197
   when "11000" => output_sig<= Bunsigned(8 downto 0) & "00000000000000000000000";
198
   199
   when "11010" => output_sig<= Bunsigned(6 downto 0) &
200
    → "0000000000000000000000000000";
   when "11011" => output_sig<= Bunsigned(5 downto 0) &
    when "11100" => output_sig<= Bunsigned(4 downto 0) &
202
    → "000000000000000000000000000000";
   when "11101" => output_sig<= Bunsigned(3 downto 0) &
203
    → "0000000000000000000000000000000";
   when "11110" => output_sig<= Bunsigned(2 downto 0) &
204
    → "00000000000000000000000000000000";
   when "11111" => output_sig<= Bunsigned(1 downto 0) &
    → "000000000000000000000000000000000";
   when others =>
206
   end case;
207
208
   when "000010"=>--(shift right logical)
209
   --unsigned right shift using an immediate
210
   case offset is
211
   when "00000" => output_sig<= Bunsigned;
212
   when "00001" => output_sig<= "0" & Bunsigned(32 downto 1);
213
   when "00010" => output_sig<= "00" & Bunsigned(32 downto 2);
214
   when "00011" => output_sig<= "000" & Bunsigned(32 downto 3);
215
   when "00100" => output_sig<= "0000" & Bunsigned(32 downto 4);
216
   when "00101" => output_sig<= "00000" & Bunsigned(32 downto 5);
217
   when "00110" => output_sig<= "000000" & Bunsigned(32 downto 6);
```

```
when "00111" => output_sig<= "0000000" & Bunsigned(32 downto 7);
  when "01000" => output_sig<= "00000000" & Bunsigned(32 downto 8);
220
  when "01001" => output_sig<= "000000000" & Bunsigned(32 downto 9);
221
  when "01010" => output_sig<= "0000000000" & Bunsigned(32 downto 10);
222
  when "01011" => output_sig<= "000000000000" & Bunsigned(32 downto 11);
223
  when "01100" => output_sig<= "000000000000" & Bunsigned(32 downto 12);
224
  when "01101" => output_sig<= "0000000000000" & Bunsigned(32 downto 13);
225
  when "01110" => output_sig<= "0000000000000" & Bunsigned(32 downto 14);
  when "01111" => output_sig<= "000000000000000" & Bunsigned(32 downto 15);
  when "10000" => output_sig<= "000000000000000" & Bunsigned(32 downto 16);
228
  when "10001" => output_sig<= "0000000000000000" & Bunsigned(32 downto 17);
229
  230
  when "10011" => output_sig<= "000000000000000000" & Bunsigned(32 downto 19);
231
  232
  235
  236
  \rightarrow 24);
  237
  \rightarrow 26);
  239
  \rightarrow 27);
  240
  241
  \rightarrow downto 29);
  \rightarrow downto 30);
  243
  \rightarrow downto 31);
  when others =>
244
  end case;
245
246
  when "000011"=>--(shift right arithmetic)
  --signed right shift using an immediate
  if (Bsigned(31) = '0') then --in the case it is positive
249
  case offset is
250
  when "00000" => output_sig<= Bsigned;
251
  when "00001" => output_sig<= "0" & Bsigned(32 downto 1);
252
  when "00010" => output_sig<= "00" & Bsigned(32 downto 2);
253
  when "00011" => output_sig<= "000" & Bsigned(32 downto 3);
254
  when "00100" => output_sig<= "0000" & Bsigned(32 downto 4);
```

```
when "00101" => output_sig<= "00000" & Bsigned(32 downto 5);
256
  when "00110" => output_sig<= "000000" & Bsigned(32 downto 6);
257
  when "00111" => output_sig<= "0000000" & Bsigned(32 downto 7);
258
  when "01000" => output_sig<= "00000000" & Bsigned(32 downto 8);
259
  when "01001" => output_sig<= "000000000" & Bsigned(32 downto 9);
260
  when "01010" => output_sig<= "0000000000" & Bsigned(32 downto 10);
261
  when "01011" => output_sig<= "00000000000" & Bsigned(32 downto 11);
262
  when "01100" => output_sig<= "000000000000" & Bsigned(32 downto 12);
263
  when "01101" => output_sig<= "0000000000000" & Bsigned(32 downto 13);
264
  when "01110" => output_sig<= "0000000000000" & Bsigned(32 downto 14);
265
  when "01111" => output_sig<= "000000000000000" & Bsigned(32 downto 15);
266
  when "10000" => output_sig<= "000000000000000" & Bsigned(32 downto 16);
267
  when "10001" => output_sig<= "0000000000000000" & Bsigned(32 downto 17);
268
  269
  when "10011" => output_sig<= "0000000000000000000000000000000000" & Bsigned(32 downto 19);
  273
  274
  275
  276
  277
    26);
  279
  280

→ 29);

  \rightarrow 30);
  282
   \rightarrow downto 31);
  when others =>
283
  end case;
284
  else -- in the case that it is negative
285
  case offset is
  when "00000" => output_sig<= Bsigned;
  when "00001" => output_sig<= "1" & Bsigned(32 downto 1);
288
  when "00010" => output_sig<= "11" & Bsigned(32 downto 2);
289
  when "00011" => output_sig<= "111" & Bsigned(32 downto 3);
290
  when "00100" => output_sig<= "1111" & Bsigned(32 downto 4);
291
  when "00101" => output_sig<= "11111" & Bsigned(32 downto 5);
292
  when "00110" => output_sig<= "1111111" & Bsigned(32 downto 6);
293
  when "00111" => output_sig<= "11111111" & Bsigned(32 downto 7);
```

```
when "01000" => output_sig<= "11111111" & Bsigned(32 downto 8);
   when "01001" => output_sig<= "1111111111" & Bsigned(32 downto 9);
296
   when "01010" => output_sig<= "1111111111" & Bsigned(32 downto 10);
297
   when "01011" => output_sig<= "11111111111" & Bsigned(32 downto 11);
298
   when "01100" => output_sig<= "111111111111" & Bsigned(32 downto 12);
299
   when "01101" => output_sig<= "1111111111111" & Bsigned(32 downto 13);
300
   when "01110" => output_sig<= "1111111111111" & Bsigned(32 downto 14);
   when "01111" => output_sig<= "11111111111111" & Bsigned(32 downto 15);
   when "10000" => output_sig<= "111111111111111" & Bsigned(32 downto 16);
303
   when "10001" => output_sig<= "1111111111111111" & Bsigned(32 downto 17);
304
   when "10010" => output_sig<= "11111111111111111" & Bsigned(32 downto 18);
305
   when "10011" => output_sig<= "1111111111111111111 & Bsigned(32 downto 19);
306
   when "10100" => output_sig<= "1111111111111111111" & Bsigned(32 downto 20);
307
   when "10101" => output_sig<= "111111111111111111111" & Bsigned(32 downto 21);
308
   when "10110" => output_sig<= "111111111111111111111" & Bsigned(32 downto 22);
   when "10111" => output_sig<= "111111111111111111111" & Bsigned(32 downto 23);
   when "11000" => output_sig<= "11111111111111111111111" & Bsigned(32 downto 24);
311
   when "11001" => output_sig<= "11111111111111111111111" & Bsigned(32 downto 25);
312
   when "11010" => output_sig<= "1111111111111111111111111" & Bsigned(32 downto
313
    \rightarrow 26);
   when "11011" => output_sig<= "1111111111111111111111111" & Bsigned(32 downto
314

→ 27);

   316
   317

→ 30);

   when "11111" => output_sig<= "11111111111111111111111111111111111 & Bsigned(32
318
    \rightarrow downto 31);
   when others =>
   end case;
320
   end if;
321
322
   when "000100"=> --(shift left logical variable)
323
    --unsigned left shift based on the value in a register
324
   case Aunsigned(4 downto 0) is
325
   when "00000" => output_sig<= Bunsigned;
   when "00001" => output_sig<= Bunsigned(31 downto 0) & "0";
327
   when "00010" => output_sig<= Bunsigned(30 downto 0) & "00";
328
   when "00011" => output_sig<= Bunsigned(29 downto 0) & "000";
329
   when "00100" => output_sig<= Bunsigned(28 downto 0) & "0000";
330
   when "00101" => output_sig<= Bunsigned(27 downto 0) & "00000";
331
   when "00110" => output_sig<= Bunsigned(26 downto 0) & "000000";
332
   when "00111" => output_sig<= Bunsigned(25 downto 0) & "0000000";
```

```
when "01000" => output_sig<= Bunsigned(24 downto 0) & "00000000";
   when "01001" => output_sig<= Bunsigned(23 downto 0) & "000000000";
335
   when "01010" => output_sig<= Bunsigned(22 downto 0) & "0000000000";
336
   when "01011" => output_sig<= Bunsigned(21 downto 0) & "00000000000";
337
   when "01100" => output_sig<= Bunsigned(20 downto 0) & "000000000000";
338
   when "01101" => output_sig<= Bunsigned(19 downto 0) & "0000000000000";
339
   when "01110" => output_sig<= Bunsigned(18 downto 0) & "00000000000000";
   when "01111" => output_sig<= Bunsigned(17 downto 0) & "000000000000000";
341
   when "10000" => output_sig<= Bunsigned(16 downto 0) & "0000000000000000";
342
   when "10001" => output_sig<= Bunsigned(15 downto 0) & "0000000000000000";
343
   when "10010" => output_sig<= Bunsigned(14 downto 0) & "000000000000000000";
344
   when "10011" => output_sig<= Bunsigned(13 downto 0) & "0000000000000000000";
345
   when "10100" => output_sig<= Bunsigned(12 downto 0) & "00000000000000000000";
346
   when "10101" => output_sig<= Bunsigned(11 downto 0) & "000000000000000000000";
347
   when "10110" => output_sig<= Bunsigned(10 downto 0) & "000000000000000000000";
   349
   350
   351
   when "11010" => output_sig<= Bunsigned(6 downto 0) &
352
      "00000000000000000000000000000";
   when "11011" => output_sig<= Bunsigned(5 downto 0) &
353
    → "000000000000000000000000000000";
   when "11100" => output_sig<= Bunsigned(4 downto 0) &
    → "0000000000000000000000000000000";
   when "11101" => output_sig<= Bunsigned(3 downto 0) &
355
    → "00000000000000000000000000000000";
   when "11110" => output_sig<= Bunsigned(2 downto 0) &
356
    → "00000000000000000000000000000000";
   when "11111" => output_sig<= Bunsigned(1 downto 0) &
357
    → "000000000000000000000000000000000";
   when others =>
358
   end case;
359
360
   when "000101"=> --(shift left arithmetic variable)
361
    --signed left shift based on the value in a register
362
   case Aunsigned(4 downto 0) is
363
   when "00000" => output_sig<= Bunsigned;
364
   when "00001" => output_sig<= Bunsigned(31 downto 0) & "0";
365
   when "00010" => output_sig<= Bunsigned(30 downto 0) & "00";
366
   when "00011" => output_sig<= Bunsigned(29 downto 0) & "000";
367
   when "00100" => output_sig<= Bunsigned(28 downto 0) & "0000";
368
   when "00101" => output_sig<= Bunsigned(27 downto 0) & "00000";
369
   when "00110" => output_sig<= Bunsigned(26 downto 0) & "000000";
370
   when "00111" => output_sig<= Bunsigned(25 downto 0) & "0000000";
371
   when "01000" => output_sig<= Bunsigned(24 downto 0) & "00000000";
```

```
when "01001" => output_sig<= Bunsigned(23 downto 0) & "0000000000";
   when "01010" => output_sig<= Bunsigned(22 downto 0) & "0000000000";
374
   when "01011" => output_sig<= Bunsigned(21 downto 0) & "00000000000";
375
   when "01100" => output_sig<= Bunsigned(20 downto 0) & "000000000000";
376
   when "01101" => output_sig<= Bunsigned(19 downto 0) & "0000000000000";
377
   when "01110" => output_sig<= Bunsigned(18 downto 0) & "00000000000000";
378
   when "01111" => output_sig<= Bunsigned(17 downto 0) & "000000000000000";
379
   when "10000" => output_sig<= Bunsigned(16 downto 0) & "000000000000000";
   when "10001" => output_sig<= Bunsigned(15 downto 0) & "0000000000000000";
381
   when "10010" => output_sig<= Bunsigned(14 downto 0) & "000000000000000000";
382
   when "10011" => output_sig<= Bunsigned(13 downto 0) & "0000000000000000000";
383
   when "10100" => output_sig<= Bunsigned(12 downto 0) & "00000000000000000000";
384
   when "10101" => output_sig<= Bunsigned(11 downto 0) & "000000000000000000000";
385
   386
   389
   when "11010" => output_sig<= Bunsigned(6 downto 0) &
390
    → "00000000000000000000000000000";
   when "11011" => output_sig<= Bunsigned(5 downto 0) &
391
    → "00000000000000000000000000000";
   when "11100" => output_sig<= Bunsigned(4 downto 0) &
392
      "00000000000000000000000000000";
   when "11101" => output_sig<= Bunsigned(3 downto 0) &
393
    → "0000000000000000000000000000000";
   when "11110" => output_sig<= Bunsigned(2 downto 0) &
394
    → "0000000000000000000000000000000";
   when "11111" => output_sig<= Bunsigned(1 downto 0) &
395
    → "00000000000000000000000000000000";
   when others =>
396
   end case;
397
398
   when "000110"=> --(shift right logical variable)
399
   --unsigned right shift based on the value in a register
400
   case Aunsigned(4 downto 0) is
401
   when "00000" => output_sig<= Bunsigned;
402
   when "00001" => output_sig<= "0" & Bunsigned(32 downto 1);
403
   when "00010" => output_sig<= "00" & Bunsigned(32 downto 2);
   when "00011" => output_sig<= "000" & Bunsigned(32 downto 3);
405
   when "00100" => output_sig<= "0000" & Bunsigned(32 downto 4);
406
   when "00101" => output_sig<= "00000" & Bunsigned(32 downto 5);
407
   when "00110" => output_sig<= "000000" & Bunsigned(32 downto 6);
408
   when "00111" => output_sig<= "0000000" & Bunsigned(32 downto 7);
409
   when "01000" => output_sig<= "00000000" & Bunsigned(32 downto 8);
410
   when "01001" => output_sig<= "000000000" & Bunsigned(32 downto 9);
```

```
when "01010" => output_sig<= "0000000000" & Bunsigned(32 downto 10);
  when "01011" => output_sig<= "00000000000" & Bunsigned(32 downto 11);
413
  when "01100" => output_sig<= "000000000000" & Bunsigned(32 downto 12);
414
  when "01101" => output_sig<= "0000000000000" & Bunsigned(32 downto 13);
415
  when "01110" => output_sig<= "0000000000000" & Bunsigned(32 downto 14);
416
  when "01111" => output_sig<= "00000000000000" & Bunsigned(32 downto 15);
417
  when "10000" => output_sig<= "000000000000000" & Bunsigned(32 downto 16);
  when "10001" => output_sig<= "0000000000000000" & Bunsigned(32 downto 17);
  420
  421
  422
  423
  424
  425
  \rightarrow 24);
  428

→ 26);

  429

→ 27);

  431
  \rightarrow downto 29);
  432
  \rightarrow downto 30);
  \rightarrow downto 31);
  when others =>
  end case;
435
436
  when "000111"=> --(shift right arithmetic variable)
437
  --signed right shift based on the value in a register
438
  if(Bsigned(31) = '0') then --in the case that the value is poisitive
439
  case Aunsigned(4 downto 0) is
  when "00000" => output_sig<= Bsigned;
  when "00001" => output_sig<= "0" & Bsigned(32 downto 1);
  when "00010" => output_sig<= "00" & Bsigned(32 downto 2);
443
  when "00011" => output_sig<= "000" & Bsigned(32 downto 3);
444
  when "00100" => output_sig<= "0000" & Bsigned(32 downto 4);
445
  when "00101" => output_sig<= "00000" & Bsigned(32 downto 5);
446
  when "00110" => output_sig<= "000000" & Bsigned(32 downto 6);
447
  when "00111" => output_sig<= "0000000" & Bsigned(32 downto 7);
```

```
when "01000" => output_sig<= "00000000" & Bsigned(32 downto 8);
   when "01001" => output_sig<= "0000000000" & Bsigned(32 downto 9);
450
   when "01010" => output_sig<= "0000000000" & Bsigned(32 downto 10);
451
   when "01011" => output_sig<= "00000000000" & Bsigned(32 downto 11);
452
   when "01100" => output_sig<= "000000000000" & Bsigned(32 downto 12);
453
   when "01101" => output_sig<= "0000000000000" & Bsigned(32 downto 13);
   when "01110" => output_sig<= "0000000000000" & Bsigned(32 downto 14);
   when "01111" => output_sig<= "00000000000000" & Bsigned(32 downto 15);
   when "10000" => output_sig<= "000000000000000" & Bsigned(32 downto 16);
   when "10001" => output_sig<= "0000000000000000" & Bsigned(32 downto 17);
458
   459
   when "10011" => output_sig<= "0000000000000000000000000000000000" & Bsigned(32 downto 19);
460
   when "10100" => output_sig<= "00000000000000000000000000000000000" & Bsigned(32 downto 20);
461
   when "10101" => output_sig<= "0000000000000000000000000000000000" & Bsigned(32 downto 21);
462
   465
   466
   when "11010" => output_sig<= "00000000000000000000000000000000000" & Bsigned(32 downto
467
   \rightarrow 26);
   468
   470
  471

→ 30);

  472
   \rightarrow downto 31);
   when others =>
   end case;
   else -- in the case that the value is negative
475
   case Aunsigned(4 downto 0) is
476
   when "00000" => output_sig<= Bsigned;
477
   when "00001" => output_sig<= "1" & Bsigned(32 downto 1);
478
   when "00010" => output_sig<= "11" & Bsigned(32 downto 2);
   when "00011" => output_sig<= "111" & Bsigned(32 downto 3);
   when "00100" => output_sig<= "1111" & Bsigned(32 downto 4);
481
   when "00101" => output_sig<= "11111" & Bsigned(32 downto 5);
482
   when "00110" => output_sig<= "111111" & Bsigned(32 downto 6);
483
   when "00111" => output_sig<= "1111111" & Bsigned(32 downto 7);
484
   when "01000" => output_sig<= "11111111" & Bsigned(32 downto 8);
485
   when "01001" => output_sig<= "111111111" & Bsigned(32 downto 9);
486
   when "01010" => output_sig<= "11111111111" & Bsigned(32 downto 10);
```

```
when "01011" => output_sig<= "11111111111" & Bsigned(32 downto 11);
   when "01100" => output_sig<= "111111111111" & Bsigned(32 downto 12);
489
   when "01101" => output_sig<= "1111111111111" & Bsigned(32 downto 13);
490
   when "01110" => output_sig<= "1111111111111" & Bsigned(32 downto 14);
491
   when "01111" => output_sig<= "111111111111111" & Bsigned(32 downto 15);
492
   when "10000" => output_sig<= "111111111111111" & Bsigned(32 downto 16);
493
   when "10001" => output_sig<= "11111111111111111" & Bsigned(32 downto 17);
494
   when "10010" => output_sig<= "1111111111111111" & Bsigned(32 downto 18);
   when "10011" => output_sig<= "1111111111111111111" & Bsigned(32 downto 19);
496
   when "10100" => output_sig<= "1111111111111111111" & Bsigned(32 downto 20);
497
   when "10101" => output_sig<= "1111111111111111111" & Bsigned(32 downto 21);
498
   when "10110" => output_sig<= "111111111111111111111" & Bsigned(32 downto 22);
499
   when "10111" => output_sig<= "111111111111111111111" & Bsigned(32 downto 23);
500
   when "11000" => output_sig<= "11111111111111111111111" & Bsigned(32 downto 24);
501
   when "11001" => output_sig<= "111111111111111111111111" & Bsigned(32 downto 25);
   \rightarrow 26);
   when "11011" => output_sig<= "1111111111111111111111111" & Bsigned(32 downto
504
   505
   506

→ 29);

→ 30);
   508
    \rightarrow downto 31);
   when others =>
509
   end case;
510
   end if;
   when others =>
513
   end case; -- opcodes are no longer x00
514
515
   when "001000"=> --(add\ immediate\ signed)
516
   output_sig <= std_logic_vector(signed(Asigned) + signed(Bsigned));</pre>
517
   if (Asigned(31) /= Bsigned(31)) then
   overflow <= '0';</pre>
   else
520
   if(output_sig(31) /= Asigned(31)) then
521
   overflow <= '1';</pre>
522
   else
523
   overflow<= '0';</pre>
524
   end if;
525
526 end if;
```

```
527
   when "001001"=> --(add immediate unsigned)
528
   output_sig <= std_logic_vector(unsigned(Aunsigned) + unsigned(Bunsigned));</pre>
529
   if(output_sig(32) = '1') then
530
   overflow <= '1';</pre>
531
   else
532
   overflow <= '0';</pre>
533
   end if;
534
535
   when "001010"=> --(set on less than immediate)
536
   if(Asigned(31) = Bsigned(31)) then
537
   if(Asigned(31)='0') then
538
   if (Asigned < Bsigned) then
539
    540
541
    end if;
543
   else -- both A and B are negative, abs values must be compared
544
   Asigned_tmp <= not(Asigned) + '1';</pre>
545
   Bsigned_tmp <= not(Bsigned) + '1';</pre>
546
   if(Asigned_tmp > Bsigned_tmp) then -- if A is a smaller negative number, althought
    \rightarrow abs(A) < abs(B), A is > B.
    else
549
    550
   end if;
551
   end if;
552
   end if;
553
554
   --Branches
   when "000100" => --BEQ
   if (inputA=inputB) then
557
   branch<='1';
558
   else
559
   branch<='0';
560
   end if;
561
   when "000101"=>--BNE
   if (NOT (inputA=inputB)) then
   branch<='1';
564
   else
565
   branch<='0';
566
   end if;
567
568
   when "000001" => --Branch on less than than zero (we are ignoring the other bits
569
    → for now)
```

```
if (inputA(31)='1') then—if the signed number is negative
   branch<='1';
571
   else
572
   branch<='0';
573
   end if;
574
575
   when "000110"=> --branch on less than or equal to zero
576
   \rightarrow then--if the signed number is negative
   branch<='1';
578
   else
579
   branch<='0';
580
   end if;
581
582
   when "000111"=> -- branch on greater than zero
583
   \hookrightarrow then
   branch<='1';
585
   else
586
   branch<='0';
587
   end if;
588
589
   when "001011"=> --(set on less than immediate unsigned)
   if (Aunsigned < Bunsigned) then
591
   592
593
   594
   end if;
595
596
   when "001100"=> --(and\ immediate)
597
   output_sig <= (Aunsigned) AND (Bunsigned);</pre>
598
   when "001101" => --(or\ immediate)
599
   output_sig <= (Aunsigned) OR (Bunsigned);</pre>
600
   when "001110"=> --(xor\ immediate)
601
   output_sig <= (Aunsigned) XOR (Bunsigned);</pre>
602
   when "001111"=> --(load upper immediate)
603
   output_sig(15 downto 0)<="0000000000000000";
604
   output_sig(31 downto 16) <= Aunsigned(15 downto 0);</pre>
605
   when "100011"=> --loadword
606
   output_sig <= std_logic_vector(signed(Asigned) + signed(Bsigned));
607
        if Asigned(31) /= Bsigned(31) then -- adding a positive and negative number,
608
         → cant have overflow
           overflow <= '0';</pre>
609
       else
610
```

```
if output_sig(31) /= Asigned(31) then --both numbers are positive or both
611
              → numbers are negative (output MSB must match input MSBs which are the
              → same since boeth are of same sign)
                  overflow <= '1';</pre>
612
             else overflow <= '0';
613
             end if;
614
       end if;
615
    when "101011" => --storeword
    output_sig <= std_logic_vector(signed(Asigned) + signed(Bsigned));</pre>
617
    if Asigned(31) /= Bsigned(31) then -- adding a positive and negative number, cant
618

→ have overflow

    overflow <= '0';</pre>
619
    else
620
    if output_sig(31) /= Asigned(31) then --both numbers are positive or both numbers
621
     \hookrightarrow are negative (output MSB must match input MSBs which are the same since boeth
        are of same sign)
        overflow <= '1';</pre>
622
    else overflow <= '0';</pre>
623
    end if;
624
    end if;
625
    when others =>
626
    end case;
627
    end process;
628
629
    --end process;
630
       output<=output_sig(31 downto 0);</pre>
631
632
    end Behavioral;
633
```

7.5 Control.vhd

```
IR2, IR3, IR4, IR5 : in std_logic_vector(31 downto 0);
   LoadSel, RegWrite, Asel, readWrite: out std_logic;
   PCsel: out std_logic_vector(2 downto 0);
17
   Bsel, Rselect: out std_logic_vector(1 downto 0)
18
   ):
19
   end control;
20
   architecture Behavioral of control is
    signal opcode2, opcode3, opcode4, opcode5: std_logic_vector(5 downto 0);
23
     → --opcodes in each stage
    signal funct2, funct3, funct4, funct5: std_logic_vector(5 downto 0); --function
24
     → bits for each stage
    signal concat3, concat4: std_logic_vector(11 downto 0);
25
    signal opResult1, opResult2, functResult, opAndfunct, opOrFunct, storet, stored,
26
     → bchoose,B, achoose: std_logic;
    begin
28
    --sets control signals based on values in the instruction registers
29
    opcode2 <= IR2(31 downto 26);
30
    opcode3 <= IR3(31 downto 26);
31
    opcode4 <= IR4(31 downto 26);
32
    opcode5 <= IR5(31 downto 26);
33
    funct2 <= IR2(5 downto 0);</pre>
    funct3 <= IR3(5 downto 0);</pre>
35
    funct4 <= IR4(5 downto 0);</pre>
36
    funct5 <= IR5(5 downto 0);</pre>
37
38
    process(clk, IR4)
39
    begin
40
     ---IF
41
     --PCsel is the select for mux1 in the datapath
     -- determines what the next value of PC will be
43
     case opcode4 is
44
       when "000010"=>
45
                PCsel<="011"; -- jump
46
     when "111111"=>
47
     PCsel<="001"; --noop
     when "000001"|"000100"|"000101"|"000110"|"000111"=>--branch instructions
           if (branch='1') then
50
               PCsel<="010"; --only branches if the branch condition was met
51
           else
52
               PCsel<="001";
53
           end if;
54
     when others=>
55
     PCsel <="001"; --increase pc by 4
```

```
end case;
57
    end process;
58
59
   concat4<=opcode4&funct4;</pre>
60
61
   --selects depending on if data needs to be forwarded to either the A or B input
62
    \hookrightarrow of the ALU
   process(IR4, IR3, storet, stored)
64
   begin
        if ((IR4(20 downto 16)=IR3(20 downto 16) AND storet='1')OR(IR4(15 downto
65
        → 11)=IR3(20 downto 16) AND stored='1')) then bchoose<='1';
       else bchoose<='0';</pre>
66
       end if;
67
        if ((IR4(20 downto 16)=IR3(25 downto 21) AND storet='1')OR(IR4(15 downto
68
        → 11)=IR3(25 downto 21) AND stored='1')) then achoose<='1';
            else achoose<='0';</pre>
69
       end if;
70
   end process;
71
72
   process(B, bchoose)
73
   begin
74
        if (bchoose='1')then Bsel<="11"; --forwarding data
75
        elsif(B='1') then Bsel<="01"; --adding from reg
        else Bsel<="00"; --adding immediate
77
        end if;
78
   end process;
79
80
   Asel <= achoose;
81
82
   -- determines if the last operation stored using rd
    with concat4 select stored <=
     '1' when "000000100000" | "000000100001" | "000000100100" | "000000100101" |
       "00000000000" | "00000000100" | "000000101010" | "000000101011" |
       "00000000011" | "00000000010" | "00000000110" | "00000010011" |
     → "000000100110".
     '0' when others;
86
   -- determines if the last operation stored using rt
    with opcode4 select storet<=
    '1' when "001001" | "001100" | "100000" | "100011" | "001101" | "011010" |
89
     → "001011" | "001110" | "010000",
       '0' when others;
90
   -- select for which B value we are using for the given opcode
91
    with opcode3 select B<=
92
    '0' when "001000" | "001001" | "001010" | "001011" | "001100" | "001101" | "001110"
93
     \rightarrow | "001111" | "100011" | "101011", --options that use immediates
```

```
'1' when others;
    -- select for determining what data is being written into the GPRs
95
     with opcode5 select LoadSel <=
96
     '1' when "001000" | "001001" | "001010" | "001011" | "001100" | "001101" | "001110"
97
     → | "001111" | "000000",
     '0' when others;
98
    -- select for determining whether we are writing using Rs or Rt
     with opcode5 select Rselect <=
100
     "01" when "000000",
101
     "10" when "000100" | "000101",
102
     "00" when others;
103
    -- select for writing to the GPRs
104
     with opcode5 select RegWrite <=
105
        '1' when "000000"|"001000" | "001001" |"001010" |"001011" | "001100"
106
         → |"001101" | "001110" | "001111" | "100011",
        '0' when others;
107
    -- used for whether we are writing to memory or not
108
     with opcode4 select readWrite <=
109
     '1' when "101011",
110
     '0' when others:
111
112
    end Behavioral;
113
```

7.6 Memory_Unit.vhd

```
-- Memory unit
   -- contains all memory for the a 32 bit MIPS processor
   -- includes data memory which can be read and written to as well as read only
   -- instruction memory
   library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use ieee.numeric_std.all;
   use ieee.std_logic_unsigned.all;
10
11
  entity memory_unit is
12
   port
13
   (
14
   ab1: in std_logic_vector(31 downto 0); -- pc (address of instruction)
   ib1: out std_logic_vector(31 downto 0); -- instruction fetched from memory
16
17
   ab2: in std_logic_vector(31 downto 0); -- address of data (to be fetched or
    \rightarrow written to)
```

```
db2: in std_logic_vector(31 downto 0); -- carries the data to be written to

→ memory

  write_en : in std_logic; -- write enable
20
  db3: out std_logic_vector(31 downto 0); -- data out
21
22
  clear: in std_logic; -- clear bit (for data memory)
23
  clock : in std_logic; -- clock signal
24
  switches:in std_logic_vector(15 downto 0)
  );
26
  end memory_unit;
27
28
  architecture Behavioral of memory_unit is
29
30
  signal inst_addr : std_logic_vector(31 downto 0);
31
  signal inst: std_logic_vector(31 downto 0); -- instruction that'll go out on ib1
  signal data_addr : std_logic_vector(31 downto 0);
34
  signal data_in : std_logic_vector(31 downto 0);
35
  signal data_out : std_logic_vector(31 downto 0);
36
37
38
  -- size of memory is 64x32 (64 32-bit locations)
  type rom is array (0 to 63) of std_logic_vector(31 downto 0);
  type ram is array (0 to 63) of std_logic_vector(31 downto 0);
41
42
  --instruction memory
43
  --instruction memory (count instances progeam). Remove spaces before
44
  → implementing. They are for documentation/debug purposes
  constant inst_mem : rom :=
45
46
  \hookrightarrow add, add, addi,
  "100011000110010100000000000000", --load
48
  49
  50
  51
  "00010100011001000000000000001011", --instruction 60(decimal) branch
  "00001000000000000000000000011111", --instruction 80(decimal) jump
54
  55
  56
  → 104 jump
  57
  "10101100000001100000000000011111",
```

```
61
62
→ --jump for infintite loop of noops
63
64
65
67
68
69
);
70
71
--DATA Memory. In this example the array is searched for "110" or 6, the
72
→ destination is on line 31, location 0x20. It should find 3 instances.
signal data_mem : ram :=
73
74
75
77
78
81
82
84
85
```

```
88
89
91
92
93
94
96
97
100
101
102
103
104
105
106
107
108
109
);
110
111
```

```
--data memory
signal data_mem_cleared : ram :=
113
114
115
116
117
118
119
120
121
122
123
124
126
127
128
130
131
);
132
133
134
begin
135
136
inst_addr <= ab1;</pre>
137
data_addr <= ab2;</pre>
138
data_in <= db2;</pre>
139
140
```

```
-- process to get next instruction
    process(clock)
142
    begin
143
     if(clock = '1' and clock' event) then
144
      inst <= inst_mem(to_integer(unsigned(inst_addr))/4);</pre>
145
     end if;
146
    end process;
147
    data_out <= data_mem(to_integer(unsigned(data_addr))); -- read data CHANGE</pre>
        THISSSSS
149
150
    --process to read/write data, data memory can be cleared as well
151
    process(clock, clear)
152
    begin
153
     if(clear = '1') then
154
      if (clock' event and clock='1') then
       data_mem(28)<="00000000000000" & switches;
156
      END IF;
157
     else
158
      if(clock = '1' and clock' event) then
159
       -- write data to memory
160
       if(write_en = '1') then
161
        data_mem(to_integer(unsigned(data_addr))) <= data_in;</pre>
162
       end if;
163
      end if;
164
     end if;
165
    end process;
166
167
    ib1 <= inst;</pre>
168
    db3 <= data_out;</pre>
170
171
    end Behavioral;
172
           Constraints File
    ## Clock signal
    #NET "clk"
                  LOC = "E3" | IOSTANDARD = "LVCMOS33";
    NET "clk"
                 LOC = E3 | IOSTANDARD = LVCMOS33;
                                                          \#Bank = 35, Pin name =
        #IO_L12P_T1_MRCC_35,
                                    Sch name = clk100mhz
    NET "clk" TNM_NET = sys_clk_pin;
    TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz HIGH 50%;
 6
    ### Switches
```

```
LOC=J15 | IOSTANDARD=LVCMOS33; #IO_L24N_T3_RSO_15
   NET "sw<0>"
                         LOC=L16 | IOSTANDARD=LVCMOS33;
                                                         #IO L3N TO DQS EMCCLK 14
   NET "sw<1>"
10
   NET "sw<2>"
                         LOC=M13 | IOSTANDARD=LVCMOS33; #IO_L6N_T0_D08_VREF_14
11
                         LOC=R15 | IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_14
   NET "sw<3>"
12
   NET "sw<4>"
                         LOC=R17 | IOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_14
13
                         LOC=T18 | IOSTANDARD=LVCMOS33; #IO_L7N_T1_D10_14
   NET "sw<5>"
14
   NET "sw<6>"
                         LOC=U18 | IOSTANDARD=LVCMOS33; #IO_L17N_T2_A13_D29_14
15
                         LOC=R13 | IOSTANDARD=LVCMOS33; #IO_L5N_T0_D07_14
   NET "sw<7>"
                         LOC=T8 | IOSTANDARD=LVCMOS18: #IO L24N T3 34
   NET "sw<8>"
17
   NET "sw<9>"
                         LOC=U8 | IOSTANDARD=LVCMOS18; #IO_25_34
   NET "sw<10>"
                         LOC=R16 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_RDWR_B_14
19
   NET "sw<11>"
                         LOC=T13 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_A03_D19_14
                         LOC=H6 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_35
   NET "sw<12>"
21
   NET "sw<13>"
                         LOC=U12 | IOSTANDARD=LVCMOS33; #IO_L20P_T3_A08_D24_14
22
   NET "sw<14>"
                         LOC=U11 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_A09_D25_VREF_14
                         LOC=V10 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_14
   NET "sw<15>"
24
25
26
   ### Buttons
27
   ##NET "cpu_resetn"
                           LOC=C12 | IOSTANDARD=LVCMOS33; #IO_L3P_TO_DQS_AD1P_15
28
29
   #NET "control<0>"
                                LOC=N17 | IOSTANDARD=LVCMOS33; #IO_L9P_T1_DQS_14
30
   NET "btnD"
                         LOC=P18 | IOSTANDARD=LVCMOS33; #IO_L9N_T1_DQS_D13_14
31
                                LOC=P17 | IOSTANDARD=LVCMOS33; #IO_L12P_T1_MRCC_14
   #NET "control<2>"
                                LOC=M17 | IOSTANDARD=LVCMOS33; #IO_L10N_T1_D15_14
   #NET "control<3>"
33
   NET "btnU"
                         LOC=M18 | IOSTANDARD=LVCMOS33; #IO_L4N_TO_D05_14
35
36
   ### LEDs1
37
   NET "led<0>"
                         LOC=H17 | IOSTANDARD=LVCMOS33; #IO_L18P_T2_A24_15
38
   NET "led<1>"
                         LOC=K15 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_RS1_15
39
   NET "led<2>"
                         LOC=J13 | IOSTANDARD=LVCMOS33; #IO_L17N_T2_A25_15
40
   NET "led<3>"
                         LOC=N14 | IOSTANDARD=LVCMOS33; #IO_L8P_T1_D11_14
   NET "led<4>"
                         LOC=R18 | IOSTANDARD=LVCMOS33; #IO_L7P_T1_D09_14
42
   NET "led<5>"
                         LOC=V17 | IOSTANDARD=LVCMOS33; #IO_L18N_T2_A11_D27_14
                         LOC=U17 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A14_D30_14
   NET "led<6>"
44
   NET "led<7>"
                         LOC=U16 | IOSTANDARD=LVCMOS33; #IO_L18P_T2_A12_D28_14
45
   NET "led<8>"
                         LOC=V16 | IOSTANDARD=LVCMOS33; #IO_L16N_T2_A15_D31_14
   NET "led<9>"
                         LOC=T15 | IOSTANDARD=LVCMOS33; #IO_L14N_T2_SRCC_14
47
                         LOC=U14 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_A05_D21_14
   NET "led<10>"
                         LOC=T16 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_DOUT_CSO_B_14
   NET "led<11>"
49
   NET "led<12>"
                         LOC=V15 | IOSTANDARD=LVCMOS33; #IO_L16P_T2_CSI_B_14
50
   NET "led<13>"
                         LOC=V14 | IOSTANDARD=LVCMOS33; #IO_L22N_T3_A04_D20_14
```

```
52 NET "led<14>" LOC=V12 | IOSTANDARD=LVCMOS33; #IO_L20N_T3_A07_D23_14
53 NET "led<15>" LOC=V11 | IOSTANDARD=LVCMOS33; #IO_L21N_T3_DQS_A06_D22_14
```